SN74ALVC7803, SN74ALVC7805, SN74ALVC7813 512×18 , 256×18 , 64×18 LOW-POWERED CLOCKED FIRST-IN. FIRST-OUT MEMORIES

SCAS436B - JUNE 1994 - REVISED JULY 1995

- Operates at 3-V to 3.6-V V_{CC}
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- Fast Access Times of 13 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- Pin Compatible With SN74ACT7803, SN74ACT7805, and SN74ACT7813
- Available in Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Lead Spacing

description

The SN74ALVC7803, SN74ALVC7805, and SN74ALVC7813 are FIFOs suited for buffering asynchronous data paths at 50-MHz clock rates and 13-ns access times. These devices are designed for 3-V to 3.6-V V_{CC} operation. The 56-pin shrink small-outline (DL) package offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic.

RESET 56 OE1 D17 $\prod 2$ 55 \ Q17 D16 **∏**3 54**∏** Q16 D15 **∏**4 53 **∏** Q15 D14 П5 52 | GND D13 [6 51 Q14 D12 **[**]7 50 NCC D11 П8 49 **∏** Q13 D10 **∏**9 48 **∏** Q12 47 Q11 V_{CC} П 10 D9 **П**11 46**∏** Q10 D8 П 12 45∏ Q9 GND 44 | GND **1**3 D7 14 43 \ Q8 D6 **∏**15 42 \quad \quad Q7 D5 16 41 **∏** Q6 D4 17 40 Q5 D3 **1**18 39 🛮 V_{CC} 38 ∏ Q4 D2 П 19 П 20 D1 37 **∏** Q3 **[**21 D0 36**∏** Q2 HF 22 35 | GND PEN 34 D Q1 **П**23 33 T Q0 AF/AE П24 WRTCLK 25 32 RDCLK WRTEN2 **1**26 31 RDEN 30 TOE2 WRTEN1 **1**27 IR 28 29 ∏ OR

DL PACKAGE (TOP VIEW)

The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.


The SN74ALVC7803, SN74ALVC7805, and SN74ALVC7813 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



functional block diagram




SN74ALVC7803, SN74ALVC7805, SN74ALVC7813 512 \times 18, 256 \times 18, 64 \times 18 LOW-POWERED CLOCKED FIRST-IN, FIRST-OUT MEMORIES SCAS436B – JUNE 1994 – REVISED JULY 1995

Terminal Functions

| TERMINAL | | | DECODINE | | | | |
|-------------------|---|-----|--|--|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | | |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth-offset values can be programmed for this flag, or the default value of 64 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (512 minus Y) or more words. AF/AE is high after reset. | | | | |
| D0-D17 | 2-9, 11-12, 14-21 | I | 18-bit data input port | | | | |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. | | | | |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. | | | | |
| OE1, OE2 | 56, 30 | I | Output enables. When $\overline{OE1}$, $\overline{OE2}$, and \overline{RDEN} are low and $\overline{OE1}$ is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{OE1}$ or $\overline{OE2}$ is high, reads are disabled and the data outputs are in the high-impedance state. | | | | |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. | | | | |
| PEN | 23 | I | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. | | | | |
| Q0-Q17 | 33-34, 36-38, 40-43, 45-49, 51, 53-55 | 0 | 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. | | | | |
| RDCLK | 32 | I | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{OE1}$, $\overline{OE2}$, and \overline{RDEN} are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. | | | | |
| RDEN | 31 | I | Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. | | | | |
| RESET | 1 | I | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. | | | | |
| WRTCLK | 25 | I | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. | | | | |
| WRTEN1, WRTEN2 | 27, 26 | I | Write enables. When WRTEN1 is high, $\overline{WRTEN2}$ is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. | | | | |






Define the AF/AE Flag Using the Default Value of X = Y = 64

Figure 1. Reset Cycle





DATA WORD NUMBER FOR FLAG TRANSITIONS

| DEVICE | TRANSITION WORD | | | | | |
|--------------|-----------------|----------|------|--|--|--|
| DEVICE | Α | В | С | | | |
| SN74ALVC7803 | W257 | W(513-Y) | W513 | | | |
| SN74ALVC7805 | W129 | W(257-Y) | W257 | | | |
| SN74ALVC7813 | W33 | W(65-Y) | W65 | | | |

Figure 2. FIFO Write






Figure 3. FIFO Read



.OW-POWERED CLOCKED FIRST-IN, FIRST-OUT MEMORIES

SCAS436B - JUNE 1994 - REVISED JULY 1995

offset values for AF/AE

The almost-full/almost-empty (AF/AE) flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 64 are used. The AF/AE flag is high when the FIFO contains X or less words or (512 minus Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN can be brought low only when IR is high. On the following low-to-high transition of WRTCLK, the binary value on D0-D7 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either X or Y (see Figure 4). To use the default values of X = Y = 64, \overline{PEN} must be held high.




Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | |
|--|--|
| Input voltage range, V _I (see Note 1) | 0.5 V to 4.6 V |
| Output voltage range, VO (see Notes 1 and 2) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I _{IK} (V _I < 0) | 50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | $\pm 50 \text{ mA}$ |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V _{CC} or GND | $\dots \dots \pm 100 \text{ mA}$ |
| Voltage applied to a disabled 3-state output | 3.6 V |
| Operating free-air temperature range, T _A | 0°C to 70°C |
| Storage temperature range, T _{sta} | 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.



recommended operating conditions

| | | | SN74ALV SN74ALV | ALVC7803-20 SN74ALVC7803-25 ALVC7805-20 SN74ALVC7805-25 ALVC7813-20 SN74ALVC7813-25 | | SN74ALVC7803-40 SN74ALVC7805-40 SN74ALVC7813-40 V _{CC} = 3.3 V ± 0.3 V | | UNIT | |
|------------------|--|---|-----------------------|---|-------------------------|--|-------------------------|------------------|-----|
| | | | V _{CC} = 3.3 | $\frac{V \pm 0.3 V}{MAX}$ | V _{CC} = 3.3 \ | $\frac{7 \pm 0.3 \text{ V}}{\text{MAX}}$ | V _{CC} = 3.3 \ | V ± 0.3 V MAX | |
| VIH | High-level input voltage | | 2 | IVIAA | 2 | IVIAX | 2 | IVIAA | V |
| VII | Low-level input voltage | | 2 | 0.8 | 2 | 0.8 | 2 | 0.8 | V |
| v II | | İ | | 0.0 | | 0.0 | | 0.0 | V |
| ЮН | High-level output current, Q outputs, Flags | VCC = 3 V | | -8 | | -8 | | -8 | mA |
| loL | Low-level output current, Q outputs, Flags | V _{CC} = 3 V | | 16 | | 16 | | 16 | |
| fclock | Clock frequency | | | 50 | | 40 | | 25 | MHz |
| | | D0-D17 high or low | 9 | | 10 | | 14 | | |
| | | WRTCLK high or low | 7 | | 8 | | 12 | | |
| | | RDCLK high or low | 7 | | 8 | | 12 | | |
| t_W | Pulse duration | PEN low | 9 | | 9 | | 12 | | ns |
| | | WRTEN1 high, WRTEN2 low | 8 | | 8 | | 12 | | |
| | | OE1, OE2 low | 9 | | 9 | | 12 | | |
| | | RDEN low | 8 | | 8 | | 12 | | |
| | | D0-D17 before WRTCLK↑ | 5 | | 5 | | 5 | | ns |
| | | WRTEN1, WRTEN2 before WRTCLK↑ | 5 | | 5 | | 5 | | |
| | | OE1, OE2 before RDCLK↑ | 5 | | 6 | | 6 | | |
| t _{su} | Setup time | RDEN before RDCLK↑ | 5 | | 5 | | 7 | | |
| | | Reset: RESET low before first WRTCLK↑ and RDCLK↑† | 6 | | 6 | | 6 | | |
| | | PEN before WRTCLK↑ | 6 | | 6 | | 6 | | |
| | | D0-D17 after WRTCLK↑ | 0 | | 0 | | 0 | | |
| | | WRTEN1, WRTEN2 after WRTCLK↑ | 0 | | 0 | | 0 | | ne |
| t _h ⊢ | Hold time | OE1, OE2, RDEN after RDCLK↑ | 0 | | 0 | | 0 | | |
| | riou uno | Reset: RESET low after fourth WRTCLK↑ and RDCLK↑† | 2 | | 2 | | 2 | | ns |
| | | PEN low after WRTCLK↑ | 2 | | 2 | | 2 | _ | |
| T _A | Operating free-air tempera | ture | 0 | 70 | 0 | 70 | 0 | 70 | °C |

[†] To permit the clock pulse to be utilized for reset purposes



SN74ALVC7803, SN74ALVC7805, SN74ALVC7813 $512 \times 18, 256 \times 18, 64 \times 18$

LOW-POWERED CLOCKED FIRST-IN, FIRST-OUT MEMORIES

SCAS436B - JUNE 1994 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAR | AMETER | TEST (| CONDITIONS | MIN 7 | гүр‡ | MAX | UNIT |
|----------------|-----------------------------------|--|--|-------|----------------------|------|------|
| VIK | | V _{CC} = 3 V, | I _{IK} = – 18 mA | | | -1.2 | V |
| Vall | Flogo O outputo | $V_{CC} = MIN \text{ to MAX},$ | $C = MIN \text{ to MAX}, \qquad I_{OH} = -100 \mu\text{A}$ | | V _{CC} −0.2 | | V |
| VOH | Flags, Q outputs | V _{CC} = 3 V, | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | V |
| | Flags, Q outputs | $V_{CC} = MIN \text{ to MAX},$ | I _{OL} = 100 μA | | | 0.2 | |
| VOL | Flags | $V_{CC} = 3 V$, | I _{OL} = 8 mA | | | 0.4 | V |
| | Q outputs $V_{CC} = 3 \text{ V},$ | | I _{OL} = 16 mA | | | 0.55 | |
| lį | | $V_{CC} = 3.6 \text{ V},$ | $V_{I} = V_{CC}$ or GND | | | ±5 | μΑ |
| loz | | $V_{CC} = 3.6 \text{ V},$ | $V_O = V_{CC}$ or GND | | | ±10 | μΑ |
| Icc | | VI = ACC or 0 | | | | 40 | μΑ |
| ΔICC§ | | $V_{CC} = 3.6 \text{ V},$ One input at $V_{CC} - 0.6 \text{ V}$ | Other inputs at V _{CC} or GND, | | | 500 | μА |
| C _i | | $V_{CC} = 3.3 \text{ V},$ | $V_I = V_{CC}$ or GND | | 2.5 | | pF |
| Co | | $V_{CC} = 3.3 \text{ V},$ | $V_O = V_{CC}$ or GND | | 5.5 | | pF |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 7)

| PARAMETER | FROM | TO | SN74ALVC7803-20 SN74ALVC7805-20 SN74ALVC7813-20 | | SN74ALVC7803-25 SN74ALVC7805-25 SN74ALVC7813-25 | | SN74ALVC7803-40 SN74ALVC7805-40 SN74ALVC7813-40 | | UNIT |
|------------------|---------------------|---------|---|------------------------------|---|------------------------------|---|------------------------------|------|
| | (OUTPUT) | (INPUT) | $V_{CC} = 3.3$ | V_{CC} = 3.3 V \pm 0.3 V | | V_{CC} = 3.3 V \pm 0.3 V | | V_{CC} = 3.3 V \pm 0.3 V | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | WRTCLK or RDCLK | | 50 | | 40 | | 25 | | MHz |
| t _{pd} | RDCLK↑ | Any Q | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| t _{pd} | WRTCLK [↑] | IR | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| ^t pd | RDCLK↑ | OR | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| ^t pd | WRTCLK↑ | AF/AE | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| t _{pd} | RDCLK↑ | AF/AE | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| t _{PLH} | WRTCLK↑ | HF | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| ^t PHL | RDCLK↑ | 1117 | 7 | 18 | 7 | 20 | 7 | 22 | 115 |
| t _{PLH} | DECET! | AF/AE | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| ^t PHL | RESET low | HF | 2 | 12 | 2 | 14 | 2 | 16 | 113 |
| t _{en} | OE1, OE2 | Any Q | 2 | 11 | 2 | 11 | 2 | 14 | ns |
| t _{dis} | OL 1, OLZ | Ally Q | 2 | 11 | 2 | 14 | 2 | 14 | 113 |

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | | | TEST CON | TYP | UNIT | |
|-----------------|-------------------------------|-----------------|-----------------|-----------|------|----|
| C _{pd} | Power dissipation capacitance | Outputs enabled | $C_L = 50 pF$, | f = 5 MHz | 53 | pF |



[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[§] This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

APPLICATION INFORMATION




Figure 5. Bidirectional Configuration




Figure 6. Word-Width Expansion: 512 imes 36 Bit , 256 imes 36 Bit, and 64 imes 36 Bit



TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs CLOCK FREQUENCY ta = 1/2 fclock




Figure 7

calculating power dissipation

With $I_{CC(f)}$ taken from Figure 7, the dynamic power (P_d) , based on all data outputs changing states on each read, can be calculated by:

$$P_{d} = V_{CC} \times [I_{CC(f)} + (N \times \Delta I_{CC} \times dc)] + \sum (C_{L} \times V_{CC}^{2} \times f_{o})$$

A more accurate total power (P_T) can be calculated if quiescent power (P_q) is also taken into consideration. Quiescent power (P_q) can be calculated by:

$$P_{q} = V_{CC} \times [I_{CC(I)} + (N \times \Delta I_{CC} \times dc)]$$

Total power would be:

$$P_T = P_d + P_q$$

The above equations provide worst-case power calculations.

Where:

N = number of inputs driven by TTL levels

 ΔI_{CC} = increase in power supply current for each input at a TTL high level

dc = duty cycle of inputs at a TTL high level of 3.4 V

C_L = output capacitance load

f_O = switching frequency of an output


 $I_{CC(I)}$ = idle current, supply current when FIFO is idle \approx pF \times f_{clock} = 0.2 \times f_{clock}

(current is due to free-running clocks)


pF = power factor (the slope of idle current versus clock frequency) $I_{CC(f)}$ = active current, supply current when FIFO is transferring data



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

3-STATE OUTPUTS (ANY Q)

| PARAM | METER | R1, R2 | c _L † | S1 |
|------------------|------------------------------------|--------|------------------|------|
| 4 | ^t PZH | 500 Ω | 50 pF | GND |
| ^t en | ^t PZL | 500 52 | 50 pr | 6 V |
| | ^t PHZ | 500 Ω | 50 pF | GND |
| ^t dis | ^t PLZ | 500 22 | 50 pr | 6 V |
| ^t pd | t _{PLH} /t _{PHL} | 500 Ω | 50 pF | Open |

[†] Includes probe and test-fixture capacitance

Figure 8. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated