SN74ALVC16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS433 - OCTOBER 1993 - REVISED MARCH 1994


- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus™ Family
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{CC} Overshoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16270 is a 12-bit to 24-bit registered bus exchanger, which is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage $(3.3 \text{ V}) \text{ V}_{CC}$ operation.

The device provides for synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path. Proper control of the CLKENA inputs allow two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controled by the active-low output enables (OEA, OEB). These control pins are registered so that bus direction changes are synchronous with the clock.

DGG OR DL PACKAGE (TOP VIEW)



Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16270 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.


The SN74ALVC16270 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



PRODUCT PREVIEW

logic diagram (positive logic)





SN74ALVC16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS433 - OCTOBER 1993 - REVISED MARCH 1994

Function Tables

OUTPUT-ENABLE TABLE

INPUTS			OUTPUTS		
CLK	OEA	OEB	Α	1B, 2B	
1	Н	Н	Z	Z	
1	Н	L	Z	Active	
1	L	Н	Active	Z	
1	L	L	Active	Active	

A-TO-B STORAGE TABLE $(\overline{OEB} = L)$

INPUTS				OUTPUTS		
CLKENA1	CLKENA2	CLK	Α	1B	2B	
Н	Н	Х	Х	1B ₀ †	2B ₀ †	
L	Χ	\uparrow	L	L ¹	Χ	
L	Χ	\uparrow	Н	H ¹	Χ	
X	L	\uparrow	L	Х	L	
Х	L	↑	Н	Χ	Н	

¹ Two CLK edges are needed to propagate data.

B-TO-A STORAGE TABLE ($\overline{OEA} = L$)

INPUTS					OUTPUT	
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α
Н	Х	Χ	Н	Χ	Χ	A ₀ †
Х	Н	Χ	L	Χ	Χ	A ₀ †
L	Χ	\uparrow	Н	L	Χ	L
L	Χ	\uparrow	Н	Н	Χ	Н
Х	L	\uparrow	L	Χ	L	L
Х	L	↑	L	Χ	Н	Н

[†]Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



SN74ALVC16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCAS433 - OCTOBER 1993 - REVISED MARCH 1994

recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
ЮН	High-level output current	V _{CC} = 2.7 V		-12	
		V _{CC} = 3 V		-24	mA
lOL	Low level output ourrent	V _{CC} = 2.7 V		12	mA
	Low-level output current	V _{CC} = 3 V		24	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	v _{cc} †	MIN	MAX	UNIT
Warr		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.	.2	
		I _{OH} = -12 mA	2.7 V	2.2		V
VOH		10H = - 12 IIIA	3 V	2.4		V
		$I_{OH} = -24 \text{ mA}$	3 V	2		
		$I_{OL} = 100 \mu\text{A}$	MIN to MAX	N to MAX 0.2		
V_{OL}		$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	V
		$I_{OL} = 24 \text{ mA}$	3 V		0.55	
II	Inputs	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
	Data pins	V _I = 0.8 V	3 V	75		^
^I I(hold)	Data piris	V ₁ = 2 V	3 V	-75		μA
loz		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
ΔICC		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND			750	μΑ
Ci		$V_I = V_{CC}$ or GND	3.3 V			pF
C _{io}		$V_O = V_{CC}$ or GND	3.3 V		·	pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated