
SCAS428 - OCTOBER 1993

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Reduced Output Structure on A Port Minimizes V_{OHV}
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)


description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTR245 . . . J PACKAGE SN74LVTR245 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTR245 . . . FK PACKAGE (TOP VIEW)



The 'LVTR245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The A port is designed to minimize the undershoot exhibited on high to low transition during simultaneous switching conditions.

The SN74LVTR245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTR245 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTR245 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE

IN	PUTS	OPERATION						
OE	DIR							
L	L	B data to A bus						
L	Н	A data to B bus						
Н	Х	Isolation						


SN54LVTR245, SN74LVTR245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS428 - OCTOBER 1993

logic symbol†

G3 3EN1[BA] 3EN2[AB] 18 В1 \triangleright 2♡ 17 **B2** 16 А3 **B3** 15 В4 Α4 14 **B5 A5** 13 **B6** A6 12 Α7 **B7** 11 Α8 В8

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	. −0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTR245	96 mA
SN74LVTR245	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTR245	48 mA
SN74LVTR245	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air): DB package	0.65 W
DW package	0.85 W
PW package	0.6 W
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions

		SN54LV	TR245	SN74LV	UNIT		
					MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	V _{IH} High-level input voltage				2		V
V _{IL}	V _{IL} Low-level input voltage					8.0	V
VI	Input voltage					5.5	V
I _{OH} High	High-level output current	B port	Q	-24		-32	mΑ
	riigii-level output current	A port		-8		-12	ША
lOL	I _{OL} Low-level output current					32	mA
l _{OL} †	Low-level output current		d'a	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

[†] Current duty cycle \leq 50%, f \geq 1 kHz

SN54LVTR245, **SN74LVTR245** 3.3-V ABT OCTAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCAS428 - OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS				SN54LVTR245			SN74LVTR245			
PARAMETER	'	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT			
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		V _{CC} -0).2		V _{CC} −0.2				
ĺ	$V_{CC} = 2.7 \text{ V},$]	2.4			2.4			1		
ĺ	V 2V	$I_{OH} = -24 \text{ mA}$	B port	2							
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$	1				2				
Voн	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		VCC-0).2		VCC-0).2		V	
i i	$V_{CC} = 2.7 \text{ V},$	$C = 2.7 \text{ V}, \qquad I_{OH} = -1 \text{ mA}$					2.4				
ĺ		$I_{OH} = -3 \text{ mA}$	A port	2.4			2.4				
	$V_{CC} = 3 V$	I _{OH} = – 8 mA	1	2							
		I _{OH} = -12 mA	1				2				
	V 27V	I _{OL} = 100 μA				0.2			0.2		
	$V_{CC} = 2.7 \text{ V}$	I _{OL} = 24 mA			0.5			0.5			
l ,,,, [VCC = 3 V	I _{OL} = 16 mA			0.4			0.4	V		
VOL		I _{OL} = 32 mA			≥ 0.5			0.5	V		
		I _{OL} = 48 mA		3	0.55						
		I _{OL} = 64 mA		P. P	7			0.55			
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control pine		7	±1			±1		
i i	$V_{CC} = 0$ or MAX^{\ddagger} ,	V _I = 5.5 V	Control pins		20	10			10	μA	
l _l	V _{CC} = 3.6 V	V _I = 5.5 V			5	100			20		
		VI = VCC	A or B ports§	Q		5			5		
		V _I = 0				-5			-5		
la . s		V _I = 0.8 V	A or B porto	75			75				
^I I(hold)	VCC = 3 V	V _I = 2 V	A or B ports	-75			-75			μΑ	
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μΑ	
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μΑ	
	V _{CC} = 3.6 V,	I _O = 0,	Outputs high		0.13	0.5		0.13	0.19		
			Outputs low		8.8	14		8.8	12	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled		0.13	0.5		0.13	0.19	III/X	
ΔICC¶	VCC = 3 V to 3.6 V, One input at VCC – 0.6 V, Other inputs at VCC or GND					0.3			0.2	mA	
	V _I = 3 V or 0										
C _i	$V_I = 3 V \text{ or } 0$				4			4		рF	



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCAS428 - OCTOBER 1993


switching characteristics, $C_L = 50 pF$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTR245 T _A = -55°C to 125°C				SN74LVTR245 T _A = -40°C to 85°C					
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX	
+ =	Α	В	1.1	4.3		4.8	1.1	2.5	4.2		4.7	ns
^t PLH	В	Α	1.4	4.5	4	5.4	1.4	2.7	4.4		5.3	
4	Α	В	1.1	4.7	1/5/	5.9	1.1	2.6	4.6		5.8	ns
tPHL	В	А	1	4.2	PE	5.3	1	2.3	4.1		5.1	
^t PZH	ŌĒ	В	1.3	5.9	Q'	7	1.3	3.1	5.5		6.7	ns
		Α	1.6	6.1		8.4	1.6	3.6	6		8.3	
^t PZL	ŌĒ	В	2	6.7		8.1	2	3.9	6.6		8	ns
		Α	1.8	6.5		7.7	1.8	3.8	6.4		7.6	
[†] PHZ	ŌĒ	В	2.7	6.5		7	2.7	4.2	6.1		6.7	ns
		Α	2.5	6.2		6.8	2.5	4	5.8		6.4	
^t PLZ	ŌĒ	В	2.4	5.6		5.6	2.4	3.7	5.2		5.4	ns
		OE .	OL .	Α	2.4	5.5		5.6	2.4	3.7	5.2	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCAS428 - OCTOBER 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated