SN74ALVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS419C – JANUARY 1993 – REVISED MAY 1995

DGG OR DL PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus™ Familv ● EPIC[™] (Enhanced-Performance Implanted 48 0 1 OE 1DIR **CMOS) Submicron Process** 47 🛛 1A1 1B1 2 ESD Protection Exceeds 2000 V Per 1B2 3 46 1A2 MIL-STD-883C, Method 3015; Exceeds GND 4 45 🛛 GND 200 V Using Machine Model (C = 200 pF, 1B3 5 44 🛛 1A3 R = 0) 1B4 🛛 6 43 🛛 1A4 Latch-Up Performance Exceeds 500 mA 42 VCC VCC 7 Per JEDEC Standard JESD-17 1B5 🛛 8 41 🛛 1A5 • Bus Hold on Data Inputs Eliminates the 1B6 **4** 9 40 **1** 1A6 **Need for External Pullup/Pulldown** 39 GND GND 10 Resistors 1B7 🛛 11 38 1A7 1B8 12 37 1 1A8 Package Options Include Plastic 300-mil 2B1 13 36 2A1 Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 2B2 14 35 2A2 GND 15 34 GND description 2B3 16 33 2A3 32 2A4 2B4 🛛 17 16-bit (dual-octal) noninverting bus This 31 VCC V_{CC} [] 18 transceiver is designed for 2.3-V to 3.6-V V_{CC} 2B5 119 30 🛛 2A5 operation; it is tested at 2.5-V, 2.7-V, and 3.3-V 2B6 🛛 20 29 2A6 Vcc. GND 21 28 GND The SN74ALVC16245 is designed for 2B7 🛛 22 27 27 2A7 asynchronous communication between data 2B8 23 26 2A8 buses. The control-function implementation 25 20E 2DIR | 24 minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16245 is characterized for operation from -40° C to 85° C.

(each 8-bit section)								
INP	UTS	OPERATION						
OE	DIR	OPERATION						
LL		B data to A bus						
L	н	A data to B bus						
Н	Х	Isolation						

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated


SCAS419C - JANUARY 1993 - REVISED MAY 1995

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SCAS419C - JANUARY 1993 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
Input voltage range, V _I (I/O ports) (see Notes 1 and 2) $\dots \dots \dots$
Output voltage range, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ ±50 mA
Continuous current through V _{CC} or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package 0.85 W
DL package 1.2 W
Operating free-air temperature range, T_A
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage	2.3	3.6	V		
VIH	V _{CC} = 2.3 V to 2.7 V		1.7		V	
	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
V	Low-level input voltage $\frac{V_{CC} = 2.3 \vee \text{to } 2.7 \vee}{V_{CC} = 2.7 \vee \text{to } 3.6 \vee}$			0.7	V	
VIL				0.8		
\vee_{I}	Input voltage	0	VCC	V		
VO	Output voltage		0	VCC	V	
		V _{CC} = 2.3 V		-12		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24		
		V _{CC} = 2.3 V		12		
IOL	Low-level output current $V_{CC} = 2.7 V$			12	mA	
		$V_{CC} = 3 V$	24			
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused or floating control pins must be held high or low.



SCAS419C - JANUARY 1993 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	METED	TEST CONDITIONS		· · · +	T _A = -40	UNIT		
PARAMETER		TEST CONDITIONS		Vcc [†]	MIN TY		P [‡] MAX	
		I _{OH} = –100 μA		MIN to MAX	V _{CC} -0.2			
		I _{OH} = -6 mA,	VIH = 1.7 V	2.3 V	2.0			
		I _{OH} = – 12 mA,	V _{IH} = 1.7 V	2.3 V	1.7		V	
Vон		I _{OH} = – 12 mA,	V _{IH} = 2 V	2.7 V	2.2		v	
		I _{OH} = – 12 mA,	V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
		I _{OL} = 100 μA		MIN to MAX		0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V		0.4	V	
VOL		I _{OL} = 12 mA,	V _{IL} = 0.7 V	2.3 V		0.7		
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	2.7 V		0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V		0.55		
li		V _I = V _{CC} or GND		3.6 V		±5	μΑ	
		V _I = 0.7 V			45			
		V _I = 1.7 V		2.3 V	-45			
l(hold)		V _I = 0.8 V		0.14	75		μA	
		V ₁ = 2 V		3 V	-75			
Ioz§		$V_{O} = V_{CC}$ or GND		3.6 V		±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA	
∆ICC		$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} or GND	One input at $V_{CC} - 0.6$ V,			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V		4	pF	
	A or B ports	$V_0 = V_{CC}$ or GND		3.3 V		9	pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 3.3$ V.

§ For I/O ports, the parameter IOZ includes the input leakage current.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	1	5		4	1	3.6	ns
ten	OE	B or A	1	6.8		6	1	5	ns
^t dis	OE	B or A	1	6		5.2	1	5	ns

operating characteristics, T_{A} = 25 $^{\circ}$ C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			ТҮР	ТҮР		
C _{pd}	Outputs enabled	Ci = 50 pF. f = 10 MHz	22	29	рF	
	Outputs disabled	C _L = 50 pF, f = 10 MHz	4	5	μr	





NOTES: A. C_L includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 1. Load Circuit and Voltage Waveforms



SCAS419C - JANUARY 1993 - REVISED MAY 1995



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tPLZ and tPHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated