SN74ALVC16269 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS417A - OCTOBER 1993 - REVISED OCTOBER 1994


- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus™ Family
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{CC} Overshoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16269 is a 12-bit to 24-bit registered bus transceiver, which is intended for applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors. The SN74ALVC16269 is designed specifically for low-voltage (3.3 V) V_{CC} operation.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data

DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with the clock. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16269 is available in Ti's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16269 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS		
CLK	LK OEA OEB		Α	1B, 2B	
1	Н	Н	Z	Z	
1	Н	L	Z	Active	
1	L	Н	Active	Z	
1	L	L	Active	Active	

A-TO-B STORAGE ($\overline{OEB} = L$)

INPUTS				OUTPUTS		
CLKENA1	CLKENA2	CLK	Α	1B	2B	
Н	Н	Χ	Χ	1B ₀ †	2B ₀ †	
L	Χ	\uparrow	L	L	Х	
L	Χ	\uparrow	Н	Н	Х	
Х	L	\uparrow	L	Χ	L	
Х	L	\uparrow	Н	Х	Н	


B-TO-A STORAGE ($\overline{OEA} = L$)

_					
		OUTPUT			
	LK	SEL	1B	2B	Α
	Χ	Н	Χ	Χ	A ₀ † A ₀ †
	Χ	L	Χ	Χ	A ₀ †
	\uparrow	Н	L	X	L
	\uparrow	Н	Н	X	Н
	\uparrow	L	Χ	L	L
	\uparrow	L	Χ	Н	Н

[†] Output level before the indicated steady-state input conditions were established.

PRODUCT PREVIEW

logic diagram (positive logic)



SCAS417A - OCTOBER 1993 - REVISED OCTOBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.7	3.6	V	
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V	
V_{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V	
٧ _I	Input voltage		0	VCC	V	
٧o	Output voltage		0	VCC	V	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24	ША	
la.	Law lavel autout aumont	V _{CC} = 2.7 V		12	mA	
IOL	Low-level output current V _{CC} = 3 V			24	IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

SN74ALVC16269 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS417A - OCTOBER 1993 - REVISED OCTOBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	v _{cc} †	MIN	MAX	UNIT
		$I_{OH} = -100 \mu A$	MIN to MAX	V _{CC} -0	CC-0.2	
\ _{\\\\\}		la = 12 m∆	2.7 V	2.2		٧
VOH		$I_{OH} = -12 \text{ mA}$	3 V	2.4		
		$I_{OH} = -24 \text{ mA}$	3 V	2		
		I _{OL} = 100 μA	MIN to MAX		0.2	V
VOL		I _{OL} = 12 mA	2.7 V		0.4	
		$I_{OL} = 24 \text{ mA}$	3 V		0.55	
II	Inputs	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
lan an	Data pins	V _I = 0.8 V	3 V	75		μΑ
I(hold)		V _I = 2 V	3 v	-75		
loz		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
ΔICC		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} - 0.6 \text{ V},$ Other inputs at V_{CC} or GND			750	μΑ
Ci		$V_I = V_{CC}$ or GND	3.3 V			pF
C _{io}		$V_O = V_{CC}$ or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

operating characteristics, $T_A = 25^{\circ} C$

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP		
C .	Power dissipation capacitance	Outputs enabled	Cı = 50 pF. f = 10 MHz	64	71	pF
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	36	39	рг



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated