54AC16843, 54ACT16843 74AC16843, 74ACT16843 18-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS407 - JUNE 1990

- Members of Texas Instruments Widebus™ Family
- Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings
- Inputs are TTL- or CMOS-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 'AC16843 and 'ACT16843 are noninverting 18-bit D-type latches composed of two 9-bit sections with separate control signals. For each 9-bit section, when the enable input 1C (or 2C) is low, the latches are in the storage mode. In contrast, when 1C (or 2C) is high, the latches are transparent. In this mode, data present at the 1D (or 2D) inputs is transmitted to the 1Q (or 2Q) outputs if $1\overline{OE}$ (or $2\overline{OE}$) is low. If $1\overline{OE}$ (or $2\overline{OE}$) is high, the corresponding outputs are in the high-impedance state.

(T0P VIEW) 56 🛮 1C 1CLR 55 1PRE 10E **∏** 2 1Q1 **[**] 3 54 1D1 GND ∏ 4 53 | GND 1Q2 **5** 52 1D2 1Q3 6 51 1D3 V_{CC} [] 7 50 **∏** VCC 1Q4 **∏** 8 49 1 1D4 1Q5 **∏** 9 48 1 1D5 1Q6 [47 1D6 10 GND [

16843, 74ACT16843 . . . DL PACKAGE 16843, 54ACT16843 . . . WD PACKAGE

> 46 T GND 11 45 1D7 1Q7 **□** 12 1Q8 [44 1 1D8 13 1Q9 **∏** 43 1D9 14 2Q1 □ 42 1 2D1 15 2Q2 [41 1 2D2 16 2Q3 T 40 1 2D3 17 GND T 39 F GND 18 38 **h** 2D4 2Q4 T 19 2Q5 [20 37 **h** 2D5 2Q6 T 36 **[** 2D6 21 ∨сс П 22 35 N VCC 2Q7 F 23 34 2D7 2Q8 🛚 33 **f** 2D8 24 GND T 25 GND 32 **h** 2Q9 2D9 26 31

2OE

2CLR

27

28

30 F

29 l 2C

2PRE

Preset (1PRE and 2PRE) and clear (1CLR and 2CLR) inputs are provided to set the corresponding Q outputs asynchronously to a high or low logic level. Taking 1PRE (or 2PRE) low sets the corresponding outputs high. If 1PRE (or 2PRE) is high, taking 1CLR (or 2CLR) low sets the corresponding outputs low.

The 74AC16843 and 74ACT16843 are packaged in TI's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.

The 'AC16843 has CMOS-compatible input thresholds. The 'ACT16843 has TTL-compatible input thresholds.

The 54AC16843 and 54ACT16843 are characterized over the full military temperature range of –55°C to 125°C. The 74AC16843 and 74ACT16843 are characterized for operation from –40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated