54AC16470,74AC16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS395 - JUNE 1990 - REVISED DECEMBER 1991

- Members of the Texas Instruments Widebus™ Family
- Packaged in Shrink Small-Outline 300-mil Packages (DL) and 380-mil Fine-Pitch Ceramic Flat Packages (WD) Using 25-mil Center-to-Center Pin Spacings
- Flow-Through Architecture Optimizes Printed-Circuit-Board (PCB) Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

These devices are 16-bit registered transceivers that contain two sets of D-type flip-flops for temporary storage of data flowing in either direction. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate clock (CLKAB or CLKBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B Enable ($\overline{\text{CEAB}}$) input must be low in order to enter data from A or to output data to B. If both $\overline{\text{CEAB}}$ and CLKAB are low, then B port will have the level of A port prior to the most recent low-to-high transition of CLKAB. Data flow from B to A is similar, but requires the use of $\overline{\text{CEBA}}$, CLKBA, and $\overline{\text{OEBA}}$ inputs.

16470 . . . WD PACKAGE 16470 . . . DL PACKAGE

(TOP VIEW) 56 1 1 OEBA 10EAB 1CLKAB 2 55 1CLKBA 1CEAB □ 3 54 1 1 CEBA 53 GND GND 4 1A1**∏** 5 52 1B1 51 1B2 1A2 6 V_{CC}∏ 7 50 **∏** V_{CC} 1A3∏ 8 49 1B3 1A4**∏** 9 48 1 1B4 47 1B5 1A5∏ 10 GND∏ 11 46 GND 1A6∏ 12 45 1B6 1A7 □ 44 1 1B7 13 1A8∏ 14 43 | 1B8 2A1 **1** 15 42 1 2B1 2A2 2B2 16 **41** Π 2A3 40 T 2B3 17 GND₁ 18 39 F GND 38 **h** 2B4 2A4 19 37 **h** 2B5

2A6∏ 21

24

25

26

27

28

2A7 23

2A8

GND

2CEAB

2CLKAB

2OEAB

36 F 2B6

35 NCC

33 **5** 2B8

32 F GND

30**万** 2CLKBA

2CEBA

2OEBA

34 **5** 2B7

31 **h**

To avoid false clocking of the flip-flops, $\overline{\sf CE}$ should not be switched from high to low while CLK is high.

The 74AC16470 is packaged in TI shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same PCB area.

The 54AC16470 is characterized over the full military temperature range of –55°C to 125°C. The 74AC16470 is characterized for operation from –40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE


	INPUTS							
CEAB	CLKAB	OEAB	В					
Н	Х	Х	Χ	Z				
Х	X	Н	Χ	Z				
L	L	L	Х	B ₀ ‡				
L	\uparrow	L	L	L				
L	\uparrow	L	Н	Н				

† A-to-B data flow is shown: B-to-A flow is similar but uses CEBA, CLKBA, and OEBA.


logic symbol†

EN3 10EBA 54 G1 1CEBA 55 > 1C5 1CLKBA 1<mark>OEAB</mark> EN4 1CEAB G2 2 1CLKAB > 2C6 29 2OEBA **7 EN9** 31 G7 2CEBA 30 > 7 C11 2CLKBA 28 2OEAB 8 EN10 26 2CEAB G8 2CLKAB 27 > 8 C12 52 5D 1B1 6D 4∇ 51 1B2 1A2 · 49 1B3 1B4 1A5 ______ 1B5 1A6 12 45 1B6 1A7 13 1B7 43 1B8 2A1 15 42 ⊽9 2B1 11D 12D 10√ 2A2 16 2B2 2A3 17 2B3 2A4 <u>19</u> 38 2B4 2A5 _____ 37 2B5 21 36 2B6 2A6 34 2B7 2B8 2A8

logic diagram (positive logic)



To 7 Other Channels



To 7 Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCT PREVIEW

[‡] Output level before the indicated steady-state input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	$\dots \dots $
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±400 mA
Maximum package power dissipation at $T_A = 55$ °C (in still air)	1 W
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

recommended operating conditions (see Note 2)

			54	54AC16470		74	AC1647	0		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V	
		VCC = 3 V	2.1			2.1				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		$V_{CC} = 5.5 \text{ V}$	3.85			3.85	-			
		VCC = 3 V			0.9			0.9		
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		V _{CC} = 5.5 V			1.65			1.65		
٧ı	Input voltage		0		VCC	0		Vсс	V	
٧o	Output voltage		0		Vcc	0		Vсс	V	
		VCC = 3 V			-4			-4		
lOH	High-level output current	V _{CC} = 4.5 V			-24		-	-24	mA	
		V _{CC} = 5.5 V			-24			-24		
		VCC = 3 V			12			12		
loL	Low-level output current	V _{CC} = 4.5 V			24			24	mA	
		V _{CC} = 5.5 V			24			24		
Δt/Δν	Input transition rise or fall rate	•	0		10	0		10	ns/V	
T _A	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 2: Unused or floating (input or I/O) must be held high or low

54AC16470,74AC16470 **16-BIT REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS D3569, JUNE 1990 – REVISED DECEMBER 1991

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T,	T _A = 25°C		16470	74AC1	6470	
PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP MA	K MIN	MAX	MIN	MAX	UNIT
			3 V	2.9		2.9		2.9		
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
			5.5 V	5.4		5.4		5.4		
		$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		
Vон			4.5 V	3.94		3.7		3.8		V
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.94		4.7		4.8		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85				
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85		
			3 V		0.	1	0.1		0.1	
	$I_{OL} = 50 \mu\text{A}$	I _{OL} = 50 μA	4.5 V		0.	1	0.1		0.1	
			5.5 V		0.	1	0.1		0.1	
.,		I _{OL} = 12 mA	3 V		0.3	6	0.5		0.44	
VOL		1- 24 - 4	4.5 V		0.3	6	0.5		0.44	V
		I _{OL} = 24 mA	5.5 V		0.3	6	0.5		0.44	
		I _{OL} = 50 mA [†]	5.5 V				1.65			
		I _{OL} = 75 mA [†]	5.5 V						1.65	
lj (Control inputs	V _I = V _{CC} or GND	5.5 V		±0.	1	±1		±1	μΑ
I _{OZ}	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V		±0.	5	±10		±5	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8	160		80	μΑ
	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5					pF
-	A or B ports	$V_O = V_{CC}$ or GND	5 V		16					pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 3.3 V \pm 0.3 V$

		PARAMETER	T,	չ = 25°C		54AC16	6470	74AC16	6470	
		PARAMETER	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency									MHz
t _w	Pulse duration	CLKAB or CLKBA high or low								ns
		Data before CLKAB or CLKBA↑								
t _{su}	Setup time	Data before CEAB or CEBA↑								ns
tı.	Hold time	Data after CLKAB or CLKBA↑								
^t h		Data after CEAB or CEBA↑								ns

timing requirements over recommended operating free-air temperature range, $V_{\mbox{CC}}$ = 5 V \pm 0.5 V

		DADAMETED	T,	_Δ = 25°C	;	54AC16	6470	74AC16470			
		PARAMETER	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency									MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low								ns	
		Data before CLKAB or CLKBA↑									
t _{su}	Setup time	Data before CEAB or CEBA↑								ns	
4.	Hold time	Data after CLKAB or CLKBA↑									
^t h		Data after CEAB or CEBA↑								ns	



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3V \pm 0.3V

	FROM TO		T,	4 = 25°C	;	54AC1	16470	74AC1	6470		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
fmax										MHz	
^t PLH	CLK	A or B								ne	
^t PHL	OLK	A or B								ns	
^t PZH	ŌĒ										
^t PZL		A or B								ns	
^t PHZ	ŌĒ	4 6									
^t PLZ	OL	A or B								ns	
^t PZH											
^t PZL	CE	A or B								ns	
^t PHZ	CE										
tPLZ	CE	A or B								ns	


switching characteristics over recommended operating free-air temperature range, $V_{\mbox{CC}}$ = 5 V \pm 0.5 V

	FROM	ТО	T,	<u> </u> = 25°C	;	54AC1	6470	74AC16470			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
fmax										MHz	
^t PLH	CLK	A or B								no	
^t PHL	CLK	AUID								ns	
^t PZH	ŌĒ										
^t PZL		A or B								ns	
^t PHZ	ŌĒ									20	
t _{PLZ}	J 0L	A or B								ns	
^t PZH	<u> </u>										
tPZL	CE	A or B								ns	
^t PHZ	CE										
^t PLZ		A or B			·		·		•	ns	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER			TEST CON	TYP	UNIT	
Γ	_		Outputs enabled				_
ı	C _{pd}	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz		pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, $Z_0 = 50 \Omega$, $t_f \le 3$ ns. For testing pulse duration: $t_r = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated