


# 54AC16470, 74AC16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS395 – JUNE 1990 – REVISED DECEMBER 1991

- Members of the Texas Instruments Widebus™ Family
- Packaged in Shrink Small-Outline 300-mil Packages (DL) and 380-mil Fine-Pitch Ceramic Flat Packages (WD) Using 25-mil Center-to-Center Pin Spacings
- Flow-Through Architecture Optimizes Printed-Circuit-Board (PCB) Layout
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C

16470 ... WD PACKAGE  
16470 ... DL PACKAGE

(TOP VIEW)



## description

These devices are 16-bit registered transceivers that contain two sets of D-type flip-flops for temporary storage of data flowing in either direction. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate clock (CLKAB or CLKBA) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B Enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data to B. If both  $\overline{CEAB}$  and CLKAB are low, then B port will have the level of A port prior to the most recent low-to-high transition of CLKAB. Data flow from B to A is similar, but requires the use of  $\overline{CEBA}$ , CLKBA, and  $\overline{OEBA}$  inputs.

To avoid false clocking of the flip-flops,  $\overline{CE}$  should not be switched from high to low while CLK is high.

The 74AC16470 is packaged in TI shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same PCB area.

The 54AC16470 is characterized over the full military temperature range of -55°C to 125°C. The 74AC16470 is characterized for operation from -40°C to 85°C.

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS  
INSTRUMENTS**  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1991, Texas Instruments Incorporated

# 54AC16470, 74AC16470

## 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

D3569, JUNE 1990 – REVISED DECEMBER 1991


FUNCTION TABLE

INPUTS				OUTPUT
CEAB	CLKAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	L	L	X	B <sub>0</sub> †
L	↑	L	L	L
L	↑	L	H	H


† A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{CEBA}}$ ,  $\overline{\text{CLKBA}}$ , and  $\overline{\text{OEBA}}$ .

‡ Output level before the indicated steady-state input conditions were established.

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through $V_{CC}$ or GND pins	±400 mA
Maximum package power dissipation at $T_A = 55^\circ\text{C}$ (in still air)	1 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

**recommended operating conditions (see Note 2)**

			54AC16470			74AC16470			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1			2.1			V
		V <sub>CC</sub> = 4.5 V	3.15			3.15			
		V <sub>CC</sub> = 5.5 V	3.85			3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V	0.9			0.9			V
		V <sub>CC</sub> = 4.5 V	1.35			1.35			
		V <sub>CC</sub> = 5.5 V	1.65			1.65			
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V	−4			−4			mA
		V <sub>CC</sub> = 4.5 V	−24			−24			
		V <sub>CC</sub> = 5.5 V	−24			−24			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V	12			12			mA
		V <sub>CC</sub> = 4.5 V	24			24			
		V <sub>CC</sub> = 5.5 V	24			24			
Δt/Δv	Input transition rise or fall rate		0	10		0	10		ns/V
T <sub>A</sub>	Operating free-air temperature		−55	125		−40	85		°C

NOTE 2: Unused or floating (input or I/O) must be held high or low

**PRODUCT PREVIEW**

# 54AC16470, 74AC16470

## 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

D3569, JUNE 1990 – REVISED DECEMBER 1991

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC16470		74AC16470		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V <sub>OH</sub>		I <sub>OH</sub> = −50 μA	3 V	2.9			2.9		2.9		V	
			4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
		I <sub>OH</sub> = −4 mA	3 V	2.58			2.4		2.48			
		I <sub>OH</sub> = −24 mA	4.5 V	3.94			3.7		3.8			
			5.5 V	4.94			4.7		4.8			
		I <sub>OH</sub> = −50 mA†	5.5 V				3.85					
I <sub>OH</sub> = −75 mA†	5.5 V						3.85					
V <sub>OL</sub>		I <sub>OL</sub> = 50 μA	3 V				0.1		0.1		V	
			4.5 V				0.1		0.1			
			5.5 V				0.1		0.1			
		I <sub>OL</sub> = 12 mA	3 V				0.36		0.5			0.44
		I <sub>OL</sub> = 24 mA	4.5 V				0.36		0.5			0.44
			5.5 V				0.36		0.5			0.44
		I <sub>OL</sub> = 50 mA†	5.5 V						1.65			
I <sub>OL</sub> = 75 mA†	5.5 V							1.65				
I <sub>I</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA	
I <sub>OZ</sub>	A or B ports‡	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10		±5	μA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4.5					pF	
C <sub>iO</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			16					pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V

PARAMETER		T <sub>A</sub> = 25°C			54AC16470		74AC16470		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency								MHz
t <sub>w</sub>	Pulse duration	CLKAB or CLKBA high or low							ns
t <sub>su</sub>	Setup time	Data before CLKAB or CLKBA↑							ns
		Data before CEAB or CEBA↑							
t <sub>h</sub>	Hold time	Data after CLKAB or CLKBA↑							ns
		Data after CEAB or CEBA↑							

timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V

PARAMETER		T <sub>A</sub> = 25°C			54AC16470		74AC16470		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency								MHz
t <sub>w</sub>	Pulse duration	CLKAB or CLKBA high or low							ns
t <sub>su</sub>	Setup time	Data before CLKAB or CLKBA↑							ns
		Data before CEAB or CEBA↑							
t <sub>h</sub>	Hold time	Data after CLKAB or CLKBA↑							ns
		Data after CEAB or CEBA↑							

**switching characteristics over recommended operating free-air temperature range,**  
 **$V_{CC} = 3.3V \pm 0.3V$**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC16470		74AC16470		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax										MHz
tPLH	CLK	A or B								ns
tPHL										
tPZH										
tPZL	$\overline{\text{OE}}$	A or B								ns
tPHZ										
tPLZ										
tPHZ	$\overline{\text{OE}}$	A or B								ns
tPLZ										
tPZH										
tPZL	$\overline{\text{CE}}$	A or B								ns
tPHZ										
tPLZ										

**switching characteristics over recommended operating free-air temperature range,**  
 **$V_{CC} = 5V \pm 0.5V$**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC16470		74AC16470		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax										MHz
tPLH	CLK	A or B								ns
tPHL										
tPZH										
tPZL	$\overline{\text{OE}}$	A or B								ns
tPHZ										
tPLZ										
tPHZ	$\overline{\text{OE}}$	A or B								ns
tPLZ										
tPZH										
tPZL	$\overline{\text{CE}}$	A or B								ns
tPHZ										
tPLZ										

**operating characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ\text{C}$**


PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz		pF
		Outputs disabled			

**PRODUCT PREVIEW**

# 54AC16470, 74AC16470 16-BIT REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS


D3569, JUNE 1990 – REVISED DECEMBER 1991

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ . For testing pulse duration:  $t_r = t_f = 1 \text{ to } 3 \text{ ns}$ . Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.