54AC16241, 74AC16241 16-BIT BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

16241...WD PACKAGE

16241...DL PACKAGE

SCAS394 - JANUARY 1992

- Member of the Texas Instruments Widebus™ Family
- Packaged in Shrink Small Outline 300-mil Packages (DL) and 380-mil Fine-Pitch Ceramic Flat Packages (WD) Using 25-mil **Center-to-Center Pin Spacings**
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- Flow-Through **Architecture Optimizes** Printed-Circuit-Board (PCB) Layout
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 54AC16241 and 74AC16241 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and complementary OE and OE output-enable inputs.

10E [48 20E 1Y1 **∏** 2 47 **∏** 1A1 1Y2 **∏** 3 46 ∏ 1A2 GND 1 4 45 | GND 1Y3 **∏** 5 44**∏** 1A3 1Y4 **∏** 6 43 1 1A4 42 NCC V_{CC} [] 7 2Y1 **∏** 8 41 1 2A1 2Y2**∏** 9 40 7 2A2 GND [39 GND 10 2Y3 🛮 38 1 2A3 11 2Y4 / 12 37 **1** 2A4 13 36 7 3A1 35 🕇 3A2 GND 15 34 | GND 3Y3 [33 **1** 3A3 16 3Y4 ₫ 32 1 3A4 17 31 NCC 4Y1 30 **1** 4A1 19 4Y2 7 20 29 **h** 4A2 GND 🗍 21 28 h GND 27 1 4A3 4Y3 d 22

26 **5** 4A4

25 5 3OE

(TOP VIEW)

40E The 'AC16241 is packaged in the TI's shrink small-outline package (DL), which provides twice the functionality of standard small-outline packages in the same PCB area.

The 54AC16241 is characterized for operation over the full military temperature range of $-55^{\circ}C$ to $125^{\circ}C$. The 74AC16241 is characterized for operation from -40°C to 85°C.

FUNCTION TABLES

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	UTS	OUTPUT
OE	Α	Y
Н	Н	Н
Н	L	L
1 1	Χ	7

4Y4 🗖 23


24

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

logic symbol†

1 10E EN1 48 20E EN₂ 25 30E EN3 24 4OE EN4 47 2 1 1 ▽ 1Y1 1A1 3 46 1A2 1Y2 5 44 1A3 1Y3 43 6 1A4 1Y4 41 8 1 2 ▽ 2A1 2Y1 40 9 2A2 2Y2 38 11 2A3 2Y3 37 12 2A4 2Y4 36 13 1 3 ▽ 3A1 3Y1 35 14 3A2 3Y2 33 16 3A3 3Y3 32 17 3A4 3Y4 30 19 1 4 ▽ 4Y1 4A1 29 20 4A2 4Y2 27 22 4Y3 4A3 26 23 4A4 **4Y4**

logic diagram (positive logic)



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCT PREVIEW

DXXXX, JANUARY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	5 (,
Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		-0.5 V to $V_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		± 50 mA
Continuous current through V _{CC} or GND pins		± 400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air)		0.85 W
Storage temperature range		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

recommended operating conditions (see Note 2)

			54	AC1624	1	74	74AC16241		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		VCC = 3 V	2.1			2.1			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			3.85			
		VCC = 3 V			0.9			0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65		-	1.65	
٧ _I	Input voltage		0		Vcc	0		Vсс	V
۷o	Output voltage		0		Vcc	0		Vcc	V
		VCC = 3 V			-4			-4	mA
loh	High-level output current	V _{CC} = 4.5 V			-24		-	-24	
		V _{CC} = 5.5 V			-24			-24	
		VCC = 3 V			12			12	mA
lOL	Low-level output current	V _{CC} = 4.5 V			24			24	
		V _{CC} = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
T _A	Operating free-air temperature		-55		125	-40		85	°C

NOTE 2: Unused or floating (input or I/O) must be held high or low

54AC16241, 74AC16241 16-BIT BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

DXXXX, JANUARY 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T,	_A = 25°C		54AC1	6241	74AC1	6241		
F	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
l.,		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		.,	
∨он			4.5 V	3.94			3.7		3.8		V	
		I _{OH} = -24 mA	5.5 V	4.94			4.7		4.8			
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		I _{OH} = -75 mA [†]	5.5 V						3.85			
			3 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		
			5.5 V			0.1		0.1		0.1		
.,		I _{OL} = 12 mA	3 V			0.36		0.5		0.44		
VOL		La. 24 m A	4.5 V			0.36		0.5		0.44	V	
		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44		
		I _{OL} = 50 mA†	5.5 V					1.65				
		I _{OL} = 75 mA [†]	5.5 V							1.65		
lį	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1	-	±1		±1	μΑ	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
ICC	•	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5		-				pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		16						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T,	և = 25° C	;	54AC1	6241	74AC1	6241	
TAIVAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Α	Y								ns
^t PHL	Α.	'								115
^t PZH	OE or OE	V								
t _{PZL}	OE OI OE	'								ns
^t PHZ	OE or OE	Υ								no
t _{PLZ}		,		•						ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	Τ _A	√ = 25°C	;	54AC1	6241	74AC1	6241	
TANAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	V								no
^t PHL	A	ı								ns
^t PZH	OE or OE	V								
^t PZL	OE OI OE	'								ns
^t PHZ	OE or OE	Υ								no
^t PLZ	· • -	·								ns




[‡] For I/O ports, the parameter IOZ includes the input leakage current.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$)

PARAMETER			TEST CONDITIONS	TYP	UNIT
		Outputs enabled			_
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$		pF

DXXXX, JANUARY 1992


PARAMETER MEASUREMENT INFORMATION



TEST	S1
[†] PLH ^{/†} PHL	Open
[†] PLZ ^{/†} PZL	2 x VCC
[†] PHZ ^{/†} PZH	GND

3 V

LOAD CIRCUIT FOR OUTPUTS



Output Control

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns. For testing pulse duration: $t_r = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated