SCAS391 - MARCH 1990

- Inputs are TTL-Voltage Compatible
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes: Addition, Subtraction, Shift Operand A One Position, Magnitude Comparison, Plus Twelve Other Arithmetic Operations
- Logic Function Modes Exclusive-OR, Comparator, AND, NAND, OR, NOR, Plus Ten Other Logic Operations
- Provides Status Register Checks
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

logic symbol[†]

EPIC is a trademark of Texas Instruments Incorporated.



signal designations

In both Figures 1 and 2, the polarity indicators (\bigcirc) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figures 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2.

PIN numbers shown are for DW, JT, and NT packages.



description

The 'ACT11881 arithmetic logic unit (ALU)/function generators have a complexity of 77 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs, \overline{G} and \overline{P} , for the four bits in the package. When used in conjunction with the 54ACT11882 or 74ACT11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'ACT11882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output $(C_{n + 4})$ are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'ACT11881 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	28	24	27	23	26	20	25	19	4	5	10	11	1	14	12	13
Active-low data (Table 1)	Ā0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	C _{n+4}	P	G
Active-high data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	Cn+4	Х	Y

Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'ACT11881 can also be used as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with C_n =H when performing this comparison. The A=B output is open-collector so that it can be wired-AND connected to give a comparison for more than four bits. The carry output ($C_{n + 4}$) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C _n	OUTPUT C _{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	Н	$A \ge B$	$A \leq B$
н	L	A < B	A > B
L	н	A > B	A < B
L	L	$A \leq B$	$A \ge B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

The 'ACT11881 has the same pinout and same functionality as the 'ACT11181 except for the \overline{P} , \overline{G} , and C_{n+4} outputs when the device is in the logic mode (M = H).



				Та	ible 1					
	SELEC				ACTIVE-LOW DATA					
	JELEU			M = H	M = L; ARITHMETIC OPERATIONS					
S3	S2	S1	S0	LOGIC FUNCTIONS	C _n = L (no carry)	C _n = H (with carry)				
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A				
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB				
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$				
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO				
L	н	L	L	$F = \overline{A + B}$	$F = A PLUS (A + \overline{B})$	$F = A PLUS (A + \overline{B}) PLUS 1$				
L	н	L	н	F = B	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$				
L	н	н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B				
L	н	н	н	F = A + B	$F = A + \overline{B}$	$F = A + \overline{B} PLUS 1$				
н	L	L	L	$F = \overline{AB}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1				
н	L	L	н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1				
н	L	н	L	F = B	F = AB PLUS (A + B)	$F = A\overline{B} PLUS (A + B) PLUS 1$				
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1				
н	н	L	L	F = 0	$F = A PLUS A^{\dagger}$	F = A PLUS A PLUS 1				
н	Н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1				
н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1				
н	Н	н	н	F = A	F = A	F = A PLUS 1				

Table 2

	SELEC				ACTIVE-HIGH DATA	
	SELEC	TION		M = H	M = L; ARITHME	TIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C _n = H (no carry)	$\overline{C}_n = L$ (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	Н	н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	$F = \overline{AB}$	F = A PLUS AB	F = A PLUS AB PLUS 1
L	н	L	н	F = B	F = (A + B) PLUS AB	F = A PLUS AB PLUS 1
L	Н	Н	L	$F = A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B
L	н	Н	н	F = AB	F = AB MINUS 1	$F = A\overline{B}$
н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$
н	L	н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 1	$F = A PLUS A^{\dagger}$	F = A PLUS A PLUS 1
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$
н	Н	Н	Н	F = A	F = A MINUS 1	F = A

[†]Each bit is shifted to the next more significant position.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	$\pm 20 \text{ mA}$
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	$1.1.1 \pm 50$ mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	\pm 50 mA
Continuous current through V _{CC} or GND pins	$\pm 200 \text{ mA}$
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54ACT	11881	74ACT	11881	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
ТА	Operating free-air temperature	-55	125	- 40	85	°C



		TEST CONDITIONS	N	T,	₄ = 25°C		54AC	Г11881	74AC1	Г11881	
PARAM	IEIER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
ЮН	A = B	VO = VCC	5.5 V			0.5		10		5	μA
		1	4.5 V	4.4			4.4		4.4		
		I _{OH} = – 50 μA	5.5 V	5.4			5.4		5.4		
M			4.5 V	3.94			3.7		3.8		V
VOH		I _{OH} = – 24 mA	5.5 V	4.94			4.7		4.8		v
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
		I _{OH} = – 75 mA [†]	5.5 V						3.85		
			4.5 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	
\/		1	4.5 V			0.36		0.5		0.44	V
VOL		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	V
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
I		$V_{I} = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μA
∆lcc∓		V _I = V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci		$V_I = V_{CC}$ or GND	5 V		4.5						pF
Co	A = B	$V_{O} = V_{CC}$ or GND	5 V		11						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

DADAMETER	FROM	то	Т	₄ = 25° Ω	:	54ACT	11881	74AC1	11881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	C	<u> </u>								
^t PHL	C _n	C _{n+4}								ns
^t PLH	Any Ai	C .								ns
^t PHL	Ally Al	C _{n+4}								115
^t PLH	Any Bi	C _{n+4}								ns
^t PHL	Ally B	⊂n+4								115
^t PLH	Cn	Any F								ns
^t PHL	οn									115
^t PLH	Any A	G								ns
^t PHL		0								115
^t PLH	Any B	G								ns
^t PHL	Ally D	0								115
^t PLH	Any A	Р								ns
^t PHL		I								115
^t PLH	Any B	Р								ns
^t PHL	Ally D									113
^t PLH	Ai	Fi								ns
^t PHL	A									115
^t PLH	Bi	Fi								ns
^t PHL	Ы									115
^t PLH	Any A	Any Fi								ns
^t PHL										113
^t PLH	Any Bi	Any Fi								ns
^t PHL										113
^t PLH	М	Any F								ns
^t PHL	IVI									113
^t PLH	М	A = B								ns
^t PHL	IVI									113

SUM mode; M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

	FROM	то	т,	∖ = 25°C		54ACT	11881	74ACT	11881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Cn	C .								ns
^t PHL	υn	C _{n+4}								115
^t PLH	Any Ai	C _{n+4}								ns
^t PHL		⊂n+4								115
^t PLH	Any Bi	C _{n+4}								ns
^t PHL		^o n+4								115
^t PLH	Any A	G								ns
^t PHL		0								115
^t PLH	C _n	Any F								ns
^t PHL	υn	Апут								115
^t PLH	Any B	G								ns
^t PHL	Ally D	0								115
^t PLH	Apy A	Р								ns
^t PHL	Any A	Г								115
^t PLH	Any B	Р								ns
^t PHL	Ally D	I								115
^t PLH	Ai	Fi								ns
^t PHL	AI	Г								115
^t PLH	Bi	Fi								ns
^t PHL	Ы									115
^t PLH	Any A	Any Fi								ns
^t PHL										115
^t PLH	Any Bi	Any Fi								ns
^t PHL										115
^t PLH	Any A	A = B								ns
^t PHL		A=D								115
^t PLH	Any B	A = B								
^t PHL	Any D	A=D								ns

DIFF mode; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

NOTE 2:Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

LOGIC and ARITH MODES

	FROM	то	TEST	Т	→ = 25°C	;	54AC1	11881	74ACT	11881	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Ai	Any Fi	M = 4.5 V								ns
^t PHL			(LOGIC mode)								115
^t PLH	Bi	Fi	M = 4.5 V								ns
^t PHL	Ы	ΓI	(LOGIC mode)								115
^t PLH	Any S	Any F	<u>M =</u> 0 V								ns
tPHL	Ally 5	Anyr	(ARITH mode)								115
^t PLH	Any S	A = B	<u>M = </u> 0 V								ns
^t PHL	Ally 5	A=D	(ARITH mode)								115
^t PLH	Any S	с .	M = 4.5 V								ns
^t PHL	Ally S	C _{n+4}	(LOGIC mode)								115
^t PLH	Any S	G	<u>M =</u> 0 V								ns
^t PHL	Ally S	G	(ARITH mode)								115
^t PLH	Any S	Р	M = 4.5 V								-
^t PHL	Any S	Г	(LOGIC mode)								ns

switching characteristics involving status checks, V_{CC} = 5 V \pm 0.5 V, C_n = 4.5 V, M = 4.5 V (unless otherwise noted) (see Note 2)

	FROM	то	TEST	Тд	λ = 25°C	;	54ACT	11881	74ACT	11881	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	Any A or B	Р	S0=S3=4.5 V, S1=S2=0 V, (Ai=Bi or Ai≠Bi)								ns
^t pd	Any A or B	C _{n+4}	S0=S3=4.5 V, S1=S2=0 V, (Ai=Bi or Ai≠Bi)								ns
^t pd	Any A or B	Р	S2=4.5 V, S0= <u>S</u> 1=S3=0 V, (Ai=Bi=H or L)								ns
^t pd	Any A or B	Р	S2=4.5 V, S <u>0=S</u> 1=S3=0 V, (Ai=Bi=H or L)								ns

NOTE 2:Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	170	pF



PARAMETER MEASUREMENT INFORMATION

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	
	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	OUTPUT WAVEFORM
^t PLH	Ai	Bi	None	Remaining A and B	C _n	Fi	In-Phase
^t PHL	Ai	Bi	None	Remaining A and B	C _n	Fi	In-Phase
^t PLH	Bi	Āi	None	Remaining A and B	C _n	Fi	In-Phase
^t PHL	Bi	Āi	None	R <u>e</u> maining A and B	C _n	Fi	In-Phase
^t PLH	Āi	Bi	None	None	Remaining A and B, C _n	P	In-Phase
^t PHL	Āi	Bi	None	None	Remaining A and B, C _n	P	In-Phase
^t PLH	Bi	Āi	None	None	Remaining A and B, C _n	P	In-Phase
^t PHL	Bi	Āi	None	None	Remaining A and B, C _n	P	In-Phase
^t PHL	Āi	None	Bi	Remaining B	Remaining A , C _n	G	In-Phase
^t PHL	Āi	None	Bi	Remaining B	Remaining A , C _n	G	In-Phase
^t PLH	Bi	None	Āi	Remaining B	Remaining A , C _n	G	In-Phase
^t PHL	Bi	None	Āi	Remaining B	Remaining A , C _n	G	In-Phase
^t PLH	Cn	None	None	All Ā	All B	Any F or C _{n+4}	In-Phase
^t PHL	C _n	None	None	All Ā	All B	Any F or C _{n+4}	In-Phase
^t PLH	Āi	None	Bi	Remaining B	Remaining A , C _n	C _{n+4}	In-Phase
^t PHL	Āi	None	Bi	Remaining B	Remaining A , C _n	C _{n+4}	In-Phase
^t PLH	Bi	None	Āi	Remaining B	Remaining A , C _n	C _{n+4}	In-Phase
^t PHL	Bi	None	Āi	Remaining B	Remaining A , C _n	C _{n+4}	In-Phase

SUM Mode Test Table FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V



PARAMETER MEASUREMENT INFORMATION

PARAMETER	INPUT	OTHER INPU	JT SAME BIT OTHER DATA INPUTS			OUTPUT	
	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	OUTPUT WAVEFORM
^t PLH	Ai	None	Bi	Remaining A	Remaining <mark>B</mark> , C _n	Fi	In-Phase
^t PHL	Ai	None	Bi	Remaining A	Remaining <mark>B</mark> , C _n	Fi	In-Phase
^t PLH	Bi	Āi	None	Remaining A	Remaining <mark>B</mark> , C _n	Fi	Out-of-Phase
^t PHL	Bi	Āi	None	Remaining A	Remaining <mark>B</mark> , C _n	Fi	Out-of-Phase
^t PLH	Ai	None	Bi	None	Remaining A and B, C _n	P	In-Phase
^t PHL	Ai	None	Bi	None	Remaining A and B, C _n	P	In-Phase
^t PLH	Bi	Āi	None	None	Remaining A and B, C _n	P	Out-of-Phase
^t PHL	Bi	Āi	None	None	Remaining A and B, C _n	P	Out-of-Phase
^t PLH	Ai	Bi	None	None	Remaining A and B, C _n	G	In-Phase
^t PHL	Ai	Bi	None	None	Remaining A and B, C _n	G	In-Phase
^t PLH	Bi	None	Āi	None	Remaining A and B, C _n	G	Out-of-Phase
^t PHL	Bi	None	Āi	None	Remaining A and B, C _n	G	Out-of-Phase
^t PLH	Āi	None	Bi	Remaining A	Remaining <mark>B</mark> , C _n	A = B	In-Phase
^t PHL	Āi	None	Bi	Remaining A	Remaining <mark>B</mark> , C _n	A = B	In-Phase
^t PLH	Bi	Āi	None	Remaining A	Remaining <mark>B</mark> , C _n	A = B	Out-of-Phase
^t PHL	Bi	Āi	None	Remaining A	Remaining <mark>B</mark> , C _n	A = B	Out-of-Phase
^t PLH	Cn	None	None	All	None	C _{n+4_} or any F	In-Phase
^t PHL	c _n	None	None	All All All And B	None	C _{n+4_} or any F	In-Phase
^t PLH	Āi	Bi	None	None	Remaining Ā, B, C _n	C _{n+4}	Out-of-Phase
^t PHL	Āi	Bi	None	None	Remaining Ā, B, C _n	C _{n+4}	Out-of-Phase
^t PLH	Bi	None	Āi	None	Remaining Ā, B, C _n	C _{n+4}	In-Phase
^t PHL	Bi	None	Āi	None	Remaining Ā, B, C _n	C _{n+4}	In-Phase

DIFF Mode Test Table

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V



PARAMETER MEASUREMENT INFORMATION

Logic Mode Test Table

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM
^t PLH	Āi	Bi	None	None	Remaining A and B, C _n	Fi	Out-of-Phase
^t PHL	Āi	Bi	None	None	Remaining A , and B , C _n	Fi	Out-of-Phase
^t PLH	Bi	Āi	None	None	Remaining A, and B, C _n	Fi	Out-of-Phase
^t PHL	Bi	Āi	None	None	Remaining A, and B, C _n	Fi	Out-of-Phase



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated