
11881 . . . JT PACKAGE


- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes: Addition, Subtraction, Shift Operand A One Position, Magnitude Comparison, Plus Twelve Other Arithmetic Operations
- Logic Function Modes Exclusive-OR, Comparator, AND, NAND, OR, NOR, Plus Ten Other Logic Operations
- Provides Status Register Checks
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.




54AC11881 . . . FK PACKAGE (TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

#### signal designations

In both Figures 1 and 2, the polarity indicators ( ightharpoonup) indicate that the associated input or output is active-low with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2.



Pin numbers shown are for DW, JT, and NT packages.



#### description

The 'AC11881 arithmetic logic units (ALU)/function generators have a complexity of 77 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs,  $\overline{G}$  and  $\overline{P}$ , for the four bits in the package. When used in conjunction with the 54AC11882 or 74AC11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AC11882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without enternal circuitry.

The 'AC11881 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	28	24	27	23	26	20	25	19	4	5	10	11	1	14	12	13
Active-low data (Table 1)	Ā0	B <sub>0</sub>	A <sub>1</sub>	B1	A <sub>2</sub>	B <sub>2</sub>	Ā3	B3	F <sub>0</sub>	F1	F <sub>2</sub>	F3	Cn	C <sub>n+4</sub>	P	G
Active-high data (Table 2)	A0	В0	A1	В1	A2	B2	А3	В3	F0	F1	F2	F3	Cn	C <sub>n+4</sub>	Χ	Υ

Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'AC11881 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2,F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with  $C_n$ =H when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

		ACTIVE-LOW DATA	ACTIVE-HIGH DATA
INPUT C <sub>n</sub>	OUTPUT C <sub>n+4</sub>	(FIGURE 1)	(FIGURE 2)
Н	Н	A≥B	$A \leq B$
Н	L	A < B	A > B
L	Н	A > B	A < B
L	L	$A \leq B$	A≥B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

The 'AC11881 has the same pinout and same functionality as the 'AC11181 except for the  $\overline{P}$ ,  $\overline{G}$ , and  $C_{n+4}$  outputs when the device is in the logic mode (M = H).



#### description (continued)

In the logic mode, the 'ACT11881 provides the user with a status check on the input words A and B and the output word F. While in the logic mode, the  $\overline{P}$ ,  $\overline{G}$ , and  $C_{n+4}$  outputs supply status information based upon the following logical combinations:

$$\overline{P}$$
 = F0 + F1 + F2 + F3  
 $\overline{G}$  = H  
 $C_{n+4}$  = P $C_n$ .

#### **Function Tables for Input Bits Equal/Not Equal**

S0 = S3 = H, S1 = S2 = L, AND M = H

		5.474	INIDIUTO			OUTPUT	S
C <sub>n</sub>		DAIA	INPUTS		G	P	C <sub>n+4</sub>
Н	$\overline{A0} = \overline{B0}$	A1 = B1	$\overline{A2} = \overline{B2}$	A3 = B3	Н	L	Н
L	A0 = B0	$\overline{A}1 = \overline{B}1$	$\overline{A2} = \overline{B2}$	$\overline{A3} = \overline{B3}$	Н	L	L
Х	A0 ≠ B0	Х	Х	Х	Н	Н	L
Х	Х	A1 ≠ B1	X	Х	Н	Н	L
Х	Х	Х	A2 ≠ B2	Х	Н	Н	L
Х	Х	X	Х	A3 ≠ B3	Н	Н	L

$$S0 = S1 = S3 = L, S2 = H, AND M = H$$

		DATA	INDUTO		(	OUTPUT	S
C <sub>n</sub>		DAIA	INPUTS		G	P	C <sub>n+4</sub>
Н	$\overline{A0}$ or $\overline{B0} = L$	$\overline{A}1 \text{ or } \overline{B}1 = L$	$\overline{A2}$ or $\overline{B2} = L$	$\overline{A3}$ or $\overline{B3} = L$	Η	L	Н
L	$\overline{A0}$ or $\overline{B0} = L$	$\overline{A}1 \text{ or } \overline{B}1 = L$	A2 or B2 = L	$\overline{A3}$ or $\overline{B3} = L$	Ι	L	L
Х	$\overline{A0} = \overline{B0} = H$	Х	Х	X	Н	Н	L
Х	Х	$\overline{A}1 = \overline{B}1 = H$	Х	X	Н	Н	L
Х	Х	Х	A2 = B2 = H	Х	Н	Н	L
Х	X	X	Х	A3 = B3 = H	Н	Н	L

The combination of signals on the S3 through S0 control lines determine the operation performed on the data words to generate the output bits  $\overline{F}i$ . By monitoring the  $\overline{P}$  and  $C_{n+4}$  outputs, the user can determine if all pairs of input bits are equal (see table above) or if any pair of inputs are both high (see table above). The 'ACT11881 has the unique feature of providing an A = B status while the exclusive-OR ( $\oplus$ ) function is being utilized. When the control inputs (S3, S2, S1, S0) equal H, L, L, H; a status check is generated to determine whether all pairs ( $\overline{A}i$ ,  $\overline{B}i$ ) are equal in the following manner:  $\overline{P} = (A0 \oplus B0) + (A1 \oplus B1) + (A2 \oplus B2) + (A3 \oplus B3)$ . This unique bit-by-bit comparison of the data words, which is available on the totem-pole  $\overline{P}$  output, is particularly useful when cascading 'ACT11881s. As the A = B condition is sensed in the first stage, the signal is propagated through the same ports used for carry generation in the arithmetic mode ( $\overline{P}$  and  $\overline{G}$ ). Thus, the A = B status is transmitted to the second stage more quickly without the need for external multiplexing logic. The A = B open-drain output allows the user to check the validity of the bit-by-bit result by comparing the two signals for parity.

If the user wishes to check for any pair of data inputs  $(\overline{A}i, \overline{B}i)$  being high, it is necessary to set the control lines (S3, S2, S1, S0) to L, H, L, L. The data pairs will then be ANDed together and the results ORed in the following manner:  $\overline{P} = \overline{A}0\overline{B}0 + \overline{A}1\overline{B}1 + \overline{A}2\overline{B}2 + \overline{A}3\overline{B}3$ .

S3	S2	S1	S0	М	P = F0 + F1 + F2 + F3
L	Н	L	L	Н	A0B0 + A1B1 + A2B2 + A3B3
Н	L	Ĺ	Н	Н	(A0 ⊕ B0) + (A1 ⊕ B1) + (A2 ⊕ B2) + (A3 ⊕ B3)



Table 1. Logic Functions and Arithmetic Operations (Active-Low)


	SELEC	CTION			ACTIVE-LOW DATA	
				M = H	M = L; ARITHMET	TIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = L (no carry)	C <sub>n</sub> = H (with carry)
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	$F = \overline{A + B}$	$F = A PLUS (A + \overline{B})$	$F = A PLUS (A + \overline{B}) PLUS 1$
L	Н	L	Н	$F = \overline{B}$	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
Н	L	L	L	$F = \overline{A}B$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
Н	L	L	Н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	$F = A\overline{B} PLUS (A + B)$	$F = A\overline{B} PLUS (A + B) PLUS 1$
Н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
Н	Н	L	L	F = 0	F = A PLUS A <sup>†</sup>	F = A PLUS A PLUS 1
Н	Н	L	Н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	Н	Н	L	F = AB	$F = A\overline{B} PLUS A$	$F = A\overline{B}$ PLUS A PLUS 1
Н	Н	Н	Н	F = A	F = A	F = A PLUS 1

Table 2. Logic Functions and Arithmetic Operations (Active-High)

	SELEC	CTION			ACTIVE-HIGH DATA	
				M = H	M = L; ARITHME	TIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	$F = \overline{AB}$	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	Н	F = <del>B</del>	$F = (A + B) PLUS A\overline{B}$	F = A PLUS AB PLUS 1
L	Н	Н	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	Н	$F = A\overline{B}$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$
Н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$
Н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB
Н	Н	L	L	F = 1	F = A PLUS A <sup>†</sup>	F = A PLUS A PLUS 1
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A

<sup>†</sup> Each bit is shifted to the next more significant position.







Pin numbers shown are for DW, JT, and NT packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\cdots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND pins	±200 mA
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

CCOII	interface operating conditions								UNIT
			54	AC1188	1	74	1AC1188	1	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		VCC = 3 V	2.1			2.1			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			3.85			
		VCC = 3 V			0.9			0.9	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 5.5 V			1.65			1.65	
۷ <sub>I</sub>	Input voltage	•	0		Vcc	0		Vcc	V
۷o	Output voltage		0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 3 V			-4			-4	
ЮН	High-level output current, All outputs except A=B	V <sub>CC</sub> = 4.5 V			-24			-24	mA
		V <sub>CC</sub> = 5.5 V			-24			-24	
		V <sub>CC</sub> = 3 V			12		-	12	
loL	Low-level output current	V <sub>CC</sub> = 4.5 V			24			24	mA
		V <sub>CC</sub> = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate	•	0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

PRODUCT PREVIEW

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T,	Δ = 25°C	;	54AC1	1881	74AC1	1881	
PARAME	ETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
IOH	A = B	VO = VCC	5.5 V			0.5		10		5	μΑ
			3 V	2.9			2.9		2.9		
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
l .,		I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		.,
VOH			4.5 V	3.94			3.7		3.8		V
		I <sub>OH</sub> = −24 mA	5.5 V	4.94			4.7		4.8		
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85		
			3 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	
VOL			4.5 V			0.36		0.5		0.44	V
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65	
lį		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						рF
Co	A = B	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		11						рF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Note 2)

SUM MODE; M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

	FROM	то	T	<sub>A</sub> = 25°C	;	54AC1	1881	74AC1	1881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP		MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	Any Āi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Bi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	Any <del>F</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any A	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any A	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Āi	Fi								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	Bi	Fi								ns
<sup>t</sup> PLH		_								
<sup>t</sup> PHL	Any A	Any Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Bi	Any Fi								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	М	Any <del>F</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	М	A = B								ns



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Note 2)

DIFF MODE; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

	FROM	ТО	Т,	A = 25°C	;	54AC1	11881	74AC1	1881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any <del>Ai</del>	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Bi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	Any <del>F</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	P								ns
tPLH										
tPHL	Any B	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Āi	Fi								ns
tPLH										
tPHL	Bi	Fi								ns
<sup>t</sup> PLH	_	<u></u>								
tPHL	Any $\overline{\overline{A}}$	Any Fi								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	Any Bi	Any <del>Fi</del>								ns
<sup>t</sup> PLH										
tphL	Any $\overline{A}$	A = B								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	A = B								ns



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Note 2)

#### **LOGIC and ARITH MODES**

	FROM	TO	TEST	T,	4 = 25°C	;	54AC1	11881	74AC1	1881						
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT					
<sup>t</sup> PLH	A A:	<del></del>	M = 4.5 V													
t <sub>PHL</sub>	Any Ai	Any Fi	(LOGIC mode)								ns					
<sup>t</sup> PLH	Bi	Fi	M = 4.5 V								no					
<sup>t</sup> PHL	ы	гі	(LOGIC mode)								ns					
t <sub>PLH</sub>	A 0	A =	M = 0 V,													
t <sub>PHL</sub>	Any S	Any <del>F</del>	(ARITH mode)								ns					
<sup>t</sup> PLH			M = 0 V,													
t <sub>PHL</sub>	Any S	A = B	(ARITH mode)								ns					
t <sub>PLH</sub>	A 0	0	M = 4.5 V													
t <sub>PHL</sub>	Any S	C <sub>n+4</sub>	(LOGIC mode)								ns					
t <sub>PLH</sub>	A C	G	M = 0 V,													
t <sub>PHL</sub>	Any S	G	(ARITH mode)		•	·					ns					
<sup>t</sup> PLH	Any S	Any S P	M = 4.5 V							·	ne					
t <sub>PHL</sub>	Any S	Any S	Any S	Any S	Any S	Any S	Р	(LOGIC mode)			·				·	ns



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Note 2)

SUM MODE; M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

	FROM	ТО	T	A = 25°C		54AC	11881	74AC1	1881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Āi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any <del>B</del> i	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	Any F								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{\overline{A}}$	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Āi	Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Bi	Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	Any Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any <del>Bi</del>	Any <del>Fi</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	М	Any <del>F</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	М	A = B								ns



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Note 2)

DIFF MODE; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

	FROM	то	Т,	4 = 25°C		54AC1	1881	74AC1	1881	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>				-						
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Āi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any Bi	C <sub>n+4</sub>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	C <sub>n</sub>	Any <del>F</del>								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	G								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any $\overline{A}$	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any B	P								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Āi	Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Bi	Fi								ns
<sup>t</sup> PLH										
<sup>t</sup> PHL	Any A	Any <del>F</del> i								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	Any Bi	Any <del>Fi</del>								ns
<sup>t</sup> PLH										
t <sub>PHL</sub>	Any $\overline{A}$	A = B								ns
t <sub>PLH</sub>										
<sup>t</sup> PHL	Any B	A = B								ns



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Note 2)

#### **LOGIC and ARITH MODES**

	FROM	TO	TEST	T,	ղ = 25°C	;	54AC1	11881	74AC1	1881	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH			M = 4.5 V								
<sup>t</sup> PHL	Any Āi	Any <del>Fi</del>	(LOGIC mode)								ns
<sup>t</sup> PLH	_		M = 4.5 V								
<sup>t</sup> PHL	Bi	Fi	(LOGIC mode)								ns
<sup>t</sup> PLH			M = 0 V,								
<sup>t</sup> PHL	Any S	Any F	(ARITH mode)								ns
<sup>t</sup> PLH			M = 0 V,								
<sup>t</sup> PHL	Any S	A = B	(ARITH mode)								ns
<sup>t</sup> PLH			M = 4.5 V								
<sup>t</sup> PHL	Any S	C <sub>n+4</sub>	(LOGIC mode)								ns
<sup>t</sup> PLH			M = 0 V,								
<sup>t</sup> PHL	Any S	G	(ARITH mode)								ns
<sup>t</sup> PLH		_	M = 4.5 V			·		·			
t <sub>PHL</sub>	Any S	P	(LOGIC mode)								ns

# PRODUCT PREVIEW

## switching characteristics involving status checks, V $_{CC}$ = 3.3 V $_{\pm}$ 0.3 V, C $_{n}$ = 4.5 V, M = 4.5 V (unless otherwise noted) (see Note 2)

	FROM	TO	TEST	T,	λ = 25°C	;	54AC1	1251	74AC1	1251	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			S0=S3=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	P	S1=S2=0 V,								ns
·			Ai=Bi or Ai≠Bi								
			S0=S3=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	C <sub>n+4</sub>	S1=S2=0 V,								ns
·			Ai=Bi or Ai≠Bi								
			S2=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	P	S0=S1=S3=0 V,								ns
·			Ai=Bi=H or L								
			S2=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	C <sub>n+4</sub>	S0=S1=S3=0 V,								ns
· ·			Ai=Bi=H or L								

# switching characteristics involving status checks, $\text{V}_{CC}$ = 5 V $\pm$ 0.5 V, $\text{C}_n$ = 4.5 V, M = 4.5 V (unless otherwise noted) (see Note 2)

	FROM	TO	TEST	T,	\ = 25°C	;	54AC1	1251	74AC1	1251	
	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	l <u></u>
PARAMETER			S0=S3=4.5 V,								UNIT
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	P	S1=S2=0 V,								ns
· ·			Ai=Bi or Ai≠Bi								
			S0=S3=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	C <sub>n+4</sub>	S1=S2=0 V,								ns
			Ai=Bi or Ai≠Bi								
			S2=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	P	S0=S1=S3=0 V,								ns
·			Ai=Bi=H or L								
			S2=4.5 V,								
<sup>t</sup> pd	Any $\overline{A}$ or $\overline{B}$	C <sub>n+4</sub>	S0=S1=S3=0 V,								ns
			Ai=Bi=H or L								

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.

#### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 1 MHz	161	pF

#### PARAMETER MEASUREMENT INFORMATION

#### **DIFF Mode Test Table**

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

	INPUT	OTHER INPL	JT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 2)
<sup>t</sup> PLH	Āi	Bi	None	Remaining A and B	C <sub>n</sub>	Fi	In-Phase
<sup>t</sup> PHL	Āi	Bi	None	Remaining A and B	C <sub>n</sub>	Fi	In-Phase
<sup>t</sup> PLH	Bi	Āi	None	Remaining A and B	C <sub>n</sub>	Fi	In-Phase
<sup>†</sup> PHL	Bi	Āi	None	Remaining A and B	C <sub>n</sub>	Fi	In-Phase
<sup>t</sup> PLH	Āi	Bi	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PHL	Āi	Bi	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PLH	Bi	Āi	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PHL	Bi	Āi	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PLH	Āi	None	- Bi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	G	In-Phase
<sup>t</sup> PHL	Āi	None	Bi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	G	In-Phase
<sup>t</sup> PLH	Bi	None	Āi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	G	In-Phase
<sup>t</sup> PHL	Bi	None	Āi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	IG	In-Phase
<sup>t</sup> PLH	C <sub>n</sub>	None	None	All $\overline{A}$	All B	Any F or C <sub>n+4</sub> Any F	In-Phase
<sup>t</sup> PHL	C <sub>n</sub>	None	None	All $\overline{\overline{A}}$	All B	Any <del>F</del> or C <sub>n+4</sub>	In-Phase
<sup>t</sup> PLH	Āi	None	Bi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase
<sup>t</sup> PHL	Āi	None	Bi	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase
<sup>t</sup> PLH	Bi	None	Āi	Remaining B	Remaining $\overline{A}$ , C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase
<sup>†</sup> PHL	Bi	None	Āi	Remaining B	Remaining $\overline{A},$ $C_{n}$	C <sub>n+4</sub>	Out-of-Phase



#### PARAMETER MEASUREMENT INFORMATION

#### **DIFF Mode Test Table**

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

	INPUT	OTHER INPL	IT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 2)
<sup>t</sup> PLH	Āi	None	Bi	Remaining A	Remaining B, C <sub>n</sub>	<u>F</u> i	In-Phase
<sup>t</sup> PHL	Āi	None	Bi	Remaining A	Remaining B, C <sub>n</sub>	ļĖ	In-Phase
<sup>t</sup> PLH	Bi	Āi	None	Remaining A	Remaining B, C <sub>n</sub>	Fi	Out-of-Phase
<sup>t</sup> PHL	Bi	Āi	None	Remaining A	Remaining B, C <sub>n</sub>	Fi	Out-of-Phase
<sup>t</sup> PLH	Āi	None	Bi	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PHL	Āi	None	Bi	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
<sup>t</sup> PLH	<u> </u>	Āi	None	None	Remaining A and B, C <sub>n</sub>	P	Out-of-Phase
<sup>t</sup> PHL	Bi	Āi	None	None	Remaining A and B, C <sub>n</sub>	P	Out-of-Phase
<sup>t</sup> PLH	Āi	Bi	None	None	Remaining A and B, C <sub>n</sub>	Ю	In-Phase
<sup>t</sup> PHL	Āi	Bi	None	None	Remaining A and B, C <sub>n</sub>	IG	In-Phase
<sup>t</sup> PLH	Bi	None	Āi	None	Remaining A and B, C <sub>n</sub>	G	Out-of-Phase
<sup>t</sup> PHL	Bi	None	Āi	None	Remaining A and B, C <sub>n</sub>	G	Out-of-Phase
<sup>t</sup> PLH	Āi	None	Bi	Remaining A	Remaining B,	A = B	In-Phase
<sup>t</sup> PHL	Āi	None	Bi	Remaining A	Remaining B, C <sub>n</sub>	A = B	In-Phase
<sup>t</sup> PLH	Bi	Āi	None	Remaining A	Remaining B, C <sub>n</sub>	A = B	Out-of-Phase
<sup>t</sup> PHL	Bi	Āi	None	Remaining A	Remaining B, C <sub>n</sub>	A = B	Out-of-Phase



#### PARAMETER MEASUREMENT INFORMATION

#### **DIFF Mode Test Table (Continued)**

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

	INPUT	OTHER INPU	JT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 2)
t <sub>PLH</sub>	C <sub>n</sub>	None	None	All A and B	None	C <sub>n+4</sub> or Any F	In-Phase
t <sub>PHL</sub>	C <sub>n</sub>	None	None	All A and B	None	C <sub>n+4</sub> or Any F	In-Phase
<sup>t</sup> PLH	Āi	Bi	None	None	Remaining $\overline{A}$ , $\overline{B}$ , $C_n$	C <sub>n+4</sub>	Out-of-Phase
<sup>t</sup> PHL	<del>-</del> Ai	Bi	None	None	Remaining $\overline{A}$ , $\overline{B}$ , $C_n$	C <sub>n+4</sub>	Out-of-Phase
<sup>t</sup> PLH	Bi	None	Āi	None	Remaining $\overline{A}$ , $\overline{B}$ , $C_n$	C <sub>n+4</sub>	In-Phase
<sup>t</sup> PHL	- Bi	None	Āi	None	Remaining A, B, C <sub>n</sub>	C <sub>n+4</sub>	In-Phase

#### **Logic Mode Test Table**

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

	INPUT	OTHER INPU	JT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 2)
<sup>t</sup> PLH	<del>-</del> Ai	<del>I</del> Bi	None	None	Remaining A and B, C <sub>n</sub>	ļĒ	Out-of-Phase
<sup>t</sup> PHL	Āi	Bi	None	None	Remaining A, and B, C <sub>n</sub>	Fi	Out-of-Phase
<sup>t</sup> PLH	<del>-</del> Bi	Āi	None	None	Remaining $\overline{A}$ , and $\overline{B}$ , $C_n$	ĮFi	Out-of-Phase
<sup>t</sup> PHL	Bi	Āi	None	None	Remaining A, and B, C <sub>n</sub>	Fi	Out-of-Phase

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated