

- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity-Error Flag Open-Drain Output
- Register for Storage of the Parity Error Flag
- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

The 'ACT11853 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the  $\overline{ERR}$  output will indicate whether or not an error in the B data has occurred. The output enable inputs  $\overline{OEA}$  and  $\overline{OEB}$  can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-drain parity error flag ( $\overline{ERR}$ ).  $\overline{ERR}$  can be either passed, sampled, stored, or cleared from the latch using the  $\overline{LE}$  and  $\overline{CLR}$  control inputs. The error flag register is cleared with a low pulse on the  $\overline{CLR}$  input. When both  $\overline{OEA}$  and  $\overline{OEB}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54ACT11853 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT11853 is characterized for operation from –40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

NIL  
NIL

---

logic diagram (positive logic)

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{OEB}$	$\overline{OEA}$	$\overline{CLR}$	$\overline{LE}$	Ai $\Sigma$ of H's	Bi <sup>†</sup> $\Sigma$ of H's	A	B	PARITY	$\overline{ERR}^{\ddagger}$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and Generate Parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and Check Parity
H	L	H	H	NA	X	X	NA	NA	NC	Store Error Flag
X	X	L	H	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H	H	X	X	Z	Z	Z	NC	Isolation <sup>§</sup> (Parity check)
		L	H	X					H	
		X	L	L Odd					H	
L	L	X	L	H Even	X	Z	Z	Z	L	A Data to B Bus and Generate Inverted Parity
				Odd Even					NA	

NA = Not applicable, NC = No change, X = Don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume the ERR output was previously high.

<sup>§</sup> In this mode, the  $\overline{ERR}$  output, when enabled, shows inverted parity of the A bus.

error-flag waveforms

ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE POINT "P"	OUTPUT PRE-STATE ERR <sub>n-1</sub> <sup>†</sup>	OUTPUT ERR	FUNCTION
LE	CLR				
L	L	L H	X	L H	PASS
L	H	L X H	X L H	L L H	SAMPLE
H	L	X	X	H	CLEAR
H	H	X	L H	L H	STORE

<sup>†</sup> ERR<sub>n-1</sub> represents the state of the ERR output before any changes at CLR, LE, or point P.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	−0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	−0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1)	−0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	± 50 mA
Continuous current through $V_{CC}$ or GND pins	± 200 mA
Storage temperature range	−65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

			54ACT11853			74ACT11853			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1			2.1			V
		V <sub>CC</sub> = 4.5 V	3.15			3.15			
		V <sub>CC</sub> = 5.5 V	3.85			3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V	0.9			0.9			V
		V <sub>CC</sub> = 4.5 V	1.35			1.35			
		V <sub>CC</sub> = 5.5 V	1.65			1.65			
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V	−4			−4			mA
		V <sub>CC</sub> = 4.5 V	−24			−24			
		V <sub>CC</sub> = 5.5 V	−24			−24			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V	12			12			mA
		V <sub>CC</sub> = 4.5 V	24			24			
		V <sub>CC</sub> = 5.5 V	24			24			
Δt/Δv	Input transition rise or fall rate		0	10		0	10		ns/V
T <sub>A</sub>	Operating free-air temperature		−55	125		−40	85		°C

# 54ACT11853, 74ACT11853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11853		74ACT11853		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
I <sub>OH</sub>	ERR	V <sub>O</sub> = V <sub>CC</sub>	5.5 V			0.5		10		5	μA
V <sub>OH</sub>	All outputs except ERR	I <sub>OH</sub> = -50 μA	3 V		2.9		4.4		4.4		V
			4.5 V		4.4		4.4		4.4		
			5.5 V		5.4		5.4		5.4		
		I <sub>OH</sub> = -4 mA	3 V		2.58		2.4		2.48		
			4.5 V		3.94		3.7		3.8		
		I <sub>OH</sub> = -24 mA	5.5 V		4.94		4.7		4.8		
			5.5 V				3.85				
V <sub>OL</sub>		I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	V
			4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	
			4.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
			5.5 V				1.65				
I <sub>OZ</sub>	A or B ports, PARITY	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.5		± 10		± 5	μA
			5.5 V			± 0.1		± 1		± 1	μA
I <sub>I</sub>	OEA, OEB, LE, and CLR	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.1		± 1		± 1	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
ΔI <sub>CC</sub> <sup>‡</sup>		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA
C <sub>i</sub>	OEA, OEB, LE, and CLR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4.5					pF
C <sub>io</sub>	A or B ports, PARITY	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			12					pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

timing requirements over recommended operation free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Note 2)

		T <sub>A</sub> = 25°C		54ACT11853		74ACT11853		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	LE high	5	5	5			ns
		LE low	5	5	5			
		CLR low	5	5	5			
t <sub>su</sub>	Setup time, before LE↓	Bi and PARITY	14	14	14			ns
		CLR inactive	2	2	2			
t <sub>h</sub>	Hold time, Bi and PARITY after LE↓		0	0	0			ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of *Advanced CMOS Logic Data Book*, 1990.

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11853		74ACT11853		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A								ns
$t_{PHL}$										
$t_{PLH}$	A	PARITY								ns
$t_{PHL}$										
$t_{PZH}$	OEA or OEB	A or B								ns
$t_{PZL}$										
$t_{PHZ}$	OEA or OEB	A or B								ns
$t_{PLZ}$										
$t_{PHL}$	LE	ERR								ns
$t_{PLH}$	CLR	ERR								ns
$t_{PLH}$	OEA	PARITY								ns
$t_{PHL}$										
$t_{PLH}$	Bi/PARITY	ERR								ns
$t_{PHL}$										

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of *Advanced CMOS Logic Data Book*, 1990.

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS		TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	Outputs enabled	A to B	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	87	pF
			B to A		60	
		Outputs disabled	A to B	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	28	
			B to A		8	

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.