SCAS387 - MARCH 1990-REVISED OCTOBER 1990

- High-Speed Bus Transceivers With Parity Generator/Checker
- Parity-Error-Flag Open-Drain Output
- Register for Storage of the Parity-Error Flag
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

The 'AC11833 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output enable inputs OEA and OEB can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-drain parity error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the CLR input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54AC11833 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11833 is characterized for operation from -40° C to 85°C.

11833	. JT PACKAGE	
11833	. DW OR NT PACKAGE	

	(TOP VI	EW)	
PARITY [A1 [A2 [A3] GND [GND [GND [A5 [A6 [A7 [A8 [ERR	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15	OEA OEB B1 B2 B3 B4 Vcc B5 B6 B7 B8 CLR
4		-	

11833 . . . FK PACKAGE





EPIC is a trademark of Texas Instruments Incorporated.



			INPUT	S			OUTP	PUT AND I/	2			
OEB	OEA	CLR	CLK	Ai Σ of H's	Bi [†] Σ of H's	A	в	PARITY	ERR	FUNCTION		
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B bus and Generate Parity		
Н	L	Н	\uparrow	NA	Odd Even	В	NA	NA	H L	B Data to A Bus and Check Parity		
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Clear Error Flag Register		
Н	Н	H L H H	No↑ No↑ ↑	X X Odd Even	x	z	Z	Z	NCHHL	Isolation [‡]		
L	L	х	х	Odd Even	NA	NA	А	H L	NA	A Data to B Bus and Generate Inverted Parity		

Function Table

NA = Not applicable, NC = No change, X = Don't care

[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡] In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)





INP	UTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
CLR	CLK	POINT "P"	ERR n-1	ERR	
Н	\uparrow	Н	Н	н	
н	\uparrow	х	L	L	Sample
н	\uparrow	L	Х	L	
L	Х	Х	x	Н	Clear

Error-Flag Function Table

ERR n-1 represents the state of the ERR output before any changes at CLR, CLK, or point "P".

error-flag waveforms





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±225 mA
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			54	AC1183	3	74	AC1183	3	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		VCC = 3 V			-4			-4	
ЮН	High-level output current	V _{CC} = 4.5 V			-24			-24	mA
		V _{CC} = 5.5 V			-24			-24	
		VCC = 3 V			12			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
		V _{CC} = 5.5 V			24			24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V
Т _А	Operating free-air temperature		-55		125	-40		85	°C



				Т	₄ = 25°C		54AC1	11833	74AC1	1833	
	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
ЮН	ERR	VO = VCC	5.5 V			0.5		10		5	μΑ
			3 V	2.9			2.9		2.9		
		I _{OH} = −50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
	All outputs except	I _{OH} = -4 mA	3 V	2.58			2.4		2.48		
VOH	ERR		4.5 V	3.94			3.7		3.8		V
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.7		4.8		
		I _{OH} = -50 mA [†]	5.5 V				3.85				
		I _{OH} = -75 mA [†]	5.5 V						3.85		
	•		3 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1	
		I _{OL} = 12 mA	3 V			0.36		0.5		0.44	
VOL			4.5 V			0.36		0.5		0.44	V
		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
		I _{OL} = 75 mA [†]	5.5 V							1.65	
I _{OZ}	A or B ports, PARITY	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ
Ιį	OEA, OEB, CLK, and CLR	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μA
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μA
Ci	OEA, OEB, CLK, and CLR	$V_I = V_{CC}$ or GND	5 V		4.5						pF
C _{io}	A or B ports, PARITY	$V_{O} = V_{CC}$ or GND	5 V		12						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Note 1)

			T _A = 25°C		54AC11833		74AC11833		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		CLK high	5		5		5		
tw	Pulse duration	CLK low	5		5		5		ns
		CLR low	5		5		5		
		Bi and PARITY	14		14		14		
t _{su}	Setup time before CLK \uparrow	CLR inactive	2		2		2		ns
t _h	Hold time after CLK ↑, Bi and	PARITY	0		0		0		ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.





timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 1)

			T _A = 25°C 54AC11833 74AC11833		1833					
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	CLK high	5		5		5				
tw	V Pulse duration	CLK low	5		5		5		ns	
		CLR low	5		5		5			
		Bi and PARITY	14		14		14			
^t su	Setup time before CLK↑	CLR inactive	2		2		2		ns	
t _h	Hold time after CLK ↑, Bi and	PARITY	0		0		0		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Note 1)

	FROM	то	T _A = 25°C	54AC11833	74AC11833	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
^t PLH						
^t PHL	A or B	B or A				ns
^t PLH						
^t PHL	A	PARITY				ns
^t PZH						
^t PZL	OEA or OEB	A or B				ns
^t PHZ						
^t PLZ	OEA or OEB	A or B				ns
^t PHL	CLK	ERR				ns
^t PLH	CLR	ERR				ns
^t PLH						
^t PHL	OEA	PARITY				ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 1)

	FROM	то	T _A = 25°C	54AC11833	74AC11833	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
^t PLH						
^t PHL	A or B	B or A				ns
^t PLH	A					
^t PHL	A	PARITY				ns
^t PZH		A				
^t PZL	OEA or OEB	A or B				ns
^t PHZ						
^t PLZ	OEA or OEB	A or B				ns
^t PHL	CLK	ERR				ns
^t PLH	CLR	ERR				ns
^t PLH						
^t PHL	OEA	PARITY				ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CON	TYP	UNIT			
			A to B			87	
	Outputs enabled	B to A	C _L = 50 pF,	f = 1 MHz	60	pF	
Cpd	C _{pd} Power dissipation capacitance per transceiver		A to B			28	
		Outputs disabled	B to A	C _L = 50 pF,	f = 1 MHz	8	pF



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated