


# 54AC11833, 74AC11833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCAS387 – MARCH 1990–REVISED OCTOBER 1990

- High-Speed Bus Transceivers With Parity Generator/Checker
- Parity-Error-Flag Open-Drain Output
- Register for Storage of the Parity-Error Flag
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

11833 . . . JT PACKAGE  
11833 . . . DW OR NT PACKAGE

(TOP VIEW)



## description


The 11833 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the  $\overline{ERR}$  output will indicate whether or not an error in the B data has occurred. The output enable inputs  $\overline{OEA}$  and  $\overline{OEB}$  can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-drain parity error flag ( $\overline{ERR}$ ).  $\overline{ERR}$  is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the CLR input. When both  $\overline{OEA}$  and  $\overline{OEB}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54AC11833 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11833 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

11833 . . . FK PACKAGE

(TOP VIEW)



PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated


54AC11833, 74AC11833  
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Function Table

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	CLK	$\text{Ai}$ $\Sigma$ of H's	$\text{Bi}^\dagger$ $\Sigma$ of H's	A	B	PARITY	$\overline{\text{ERR}}$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and Generate Parity
H	L	H	$\uparrow$	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	No $\uparrow$ No $\uparrow$ $\uparrow$	X X Odd Even	X	Z	Z	Z	NC H H L	Isolation $^\ddagger$
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care  
 $^\dagger$  Summation of high-level inputs includes PARITY along with Bi inputs.  
 $^\ddagger$  In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)




PRODUCT PREVIEW

Error-Flag Function Table

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
$\overline{\text{CLR}}$	CLK	POINT "P"	$\overline{\text{ERR}} \text{ n-1}$	$\overline{\text{ERR}}$	
H	$\uparrow$	H	H	H	Sample
H	$\uparrow$	X	L	L	
H	$\uparrow$	L	X	L	
L	X	X	X	H	Clear

$\overline{\text{ERR}} \text{ n-1}$  represents the state of the  $\overline{\text{ERR}}$  output before any changes at  $\overline{\text{CLR}}$ , CLK, or point "P".

error-flag waveforms



PRODUCT PREVIEW

# 54AC11833, 74AC11833

## 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through $V_{CC}$ or GND pins	±225 mA
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			54AC11833			74AC11833			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage		3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1			2.1			V
		$V_{CC} = 4.5$ V	3.15			3.15			
		$V_{CC} = 5.5$ V	3.85			3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9			0.9	V
		$V_{CC} = 4.5$ V			1.35			1.35	
		$V_{CC} = 5.5$ V			1.65			1.65	
$V_I$	Input voltage		0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage		0		$V_{CC}$	0		$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			–4			–4	mA
		$V_{CC} = 4.5$ V			–24			–24	
		$V_{CC} = 5.5$ V			–24			–24	
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12			12	mA
		$V_{CC} = 4.5$ V			24			24	
		$V_{CC} = 5.5$ V			24			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V
$T_A$	Operating free-air temperature		–55		125	–40		85	°C

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11833		74AC11833		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
I <sub>OH</sub>	ERR	V <sub>O</sub> = V <sub>CC</sub>	5.5 V			0.5		10		5	μA
V <sub>OH</sub>	All outputs except ERR	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9		V
			4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
		I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
			4.5 V	3.94			3.7		3.8		
		I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
			5.5 V				3.85				
V <sub>OL</sub>		I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	V
			4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	
			4.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
			5.5 V					1.65			
I <sub>OZ</sub>	A or B ports, PARITY	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10		±5	μA
I <sub>I</sub>	OEA, OEB, CLK, and $\overline{\text{CLR}}$	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
C <sub>i</sub>	OEA, OEB, CLK, and $\overline{\text{CLR}}$	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF
C <sub>io</sub>	A or B ports, PARITY	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 1)

		T <sub>A</sub> = 25°C		54AC11833		74AC11833		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>w</sub>	Pulse duration	CLK high		5		5		ns	
		CLK low		5		5			
		CLR low		5		5			
t <sub>su</sub>	Setup time before CLK↑	Bi and PARITY		14		14		ns	
		CLR inactive		2		2			
t <sub>h</sub>	Hold time after CLK ↑, Bi and PARITY		0		0		0		ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of *Advanced CMOS Logic Data Book, 1990*.

54AC11833, 74AC11833  
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Note 1)

			$T_A = 25^\circ\text{C}$		54AC11833		74AC11833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	CLK high	5		5		5		ns
		CLK low	5		5		5		
		CLR low	5		5		5		
$t_{su}$	Setup time before CLK $\uparrow$	Bi and PARITY	14		14		14		ns
		CLR inactive	2		2		2		
$t_h$	Hold time after CLK $\uparrow$ , Bi and PARITY		0		0		0		ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$		54AC11833		74AC11833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A							ns
$t_{PHL}$									
$t_{PLH}$	A	PARITY							ns
$t_{PHL}$									
$t_{PZH}$	$\overline{OE}A$ or $\overline{OE}B$	A or B							ns
$t_{PZL}$									
$t_{PHZ}$	$\overline{OE}A$ or $\overline{OE}B$	A or B							ns
$t_{PLZ}$									
$t_{PHL}$	CLK	ERR							ns
$t_{PLH}$	CLR	ERR							ns
$t_{PLH}$	$\overline{OE}A$	PARITY							ns
$t_{PHL}$									

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of *Advanced CMOS Logic Data Book, 1990*.

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$		54AC11833		74AC11833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A							ns
$t_{PHL}$									
$t_{PLH}$	A	PARITY							ns
$t_{PHL}$									
$t_{PZH}$	$\overline{OEA}$ or $\overline{OEB}$	A or B							ns
$t_{PZL}$									
$t_{PHZ}$	$\overline{OEA}$ or $\overline{OEB}$	A or B							ns
$t_{PLZ}$									
$t_{PHL}$	CLK	ERR							ns
$t_{PLH}$	CLR	ERR							ns
$t_{PLH}$	$\overline{OEA}$	PARITY							ns
$t_{PHL}$									

NOTE 1: Load circuits and voltage waveforms are shown in Section 1 of *Advanced CMOS Logic Data Book, 1990*.

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS		TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	A to B	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$		87	pF
		B to A			60	
		A to B	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$		28	pF
		B to A			8	

PRODUCT PREVIEW

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.