- Inputs Are TTL-Voltage Compatible
- Parallel 3-State I/O: Register Inputs/Counter Outputs
- Counter Has Direct Overriding Load and Clear
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

The 'ACT11592 consists of a parallel input and an 8-bit storage register feeding an 8-bit binary counter. Both the register and the counter have individual positive-edge triggered clocks.

The counter (\overline{RCO}) input has direct load and clear functions. A low-going \overline{RCO} pulse will be obtained when the counter reaches the hex word FF.


Expansion is easily accomplished for two stages by connecting $\overline{\text{RCO}}$ of the first stage to $\overline{\text{CCKEN}}$ of the second stage. Cascading for larger count chains can be accomplished by connecting $\overline{\text{RCO}}$ of each stage to CCK of the following stage.

The 54ACT11592 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT11592 is characterized for operation from -40° C to 85° C.

74ACT11592 D OR N PACKAGE (TOP VIEW)										
В С <u>D</u> <u>GND</u> <u>RCO</u> Е	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	A CCK CCKEN CCLR V _{CC} CLOAD RCK H							

54ACT11592 . . . J PACKAGE

54ACT11592 . . . FK PACKAGE (TOP VIEW)






74ACT 11592 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.



54ACT11592, 74ACT11592 8-BIT BINARY COUNTERS WITH INPUT REGISTERS SCAS385 - AUGUST 1992

logic symbol[†]




 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.





SCAS385 - AUGUST 1992

logic diagram (positive logic)




Pin numbers shown are for D, J, and N packages.



54ACT11592, 74ACT11592 **8-BIT BINARY COUNTERS** WITH INPUT REGISTERS SCAS385 - AUGUST 1992

typical operating sequence



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, VI (see Note 1)	$\dots \dots \dots \dots -0.5 \text{ V to V}_{\text{CC}} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$\dots \dots \dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND pins	±100 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		54ACT11592		74ACT11592			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VI	Input voltage	0		VCC	0		VCC	V
Vo	Output voltage	0		VCC	0		VCC	V
IOH	High-level output current			-24			-24	mA
IOL	Low-level output current			24			24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



54ACT11592, 74ACT11592 **8-BIT BINARÝ COUNTERS** WITH INPUT REGISTERS

SCAS385 - AUGUST 1992

PARAMETER	TEST CONDITIONS		T,	A = 25°C	;	54ACT	11592	74ACT11592		UNIT
FARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	L	4.5 V	4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
\/	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		V
Vон		5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
Mari	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	0.1 44 V
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
Ц	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		160		80	μA
	One input at 3.4 V,	5.5 V			0.9		1		1	mA
∆ICC [‡]	Other inputs at V_{CC} or GND	5.5 V			0.9		I		1	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		3.5						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

			T _A = 25°C		54ACT11592		92 74ACT11592		
			MIN MAX MIN MAX MIN M			MAX	UNIT		
fclock	Clock frequency, CCK OR RCK								MHz
t _w		CCK high or low							
	Dulas duration	RCK high or low							ns
	Pulse duration	CCLR low							
		CLOAD low							
		CCKEN low before CCK↑							
	Setup time	CCLR high before CCK↑							
t _{su}		CLOAD high before CCK1							ns
		RCK [↑] before CLOAD ^{↑†}							
		Data A thru H before RCK↑							
4.	Hold time	Data A thru H after RCK↑	1						
th	Hold time	All others							ns






switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54ACT11592		74ACT11592		UNIT	
FARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^f max										MHz	
^t PLH	ССК	RCO								ns	
^t PHL										115	
^t PLH	CLOAD	CLOAD RCO								ns	
^t PHL			KOO	Roo							
^t PHL	CCLR	RCO								ns	
^t PLH	RCK	RCO								ns	
^t PHL	Non	Reo								113	

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER			TEST CO	TYP	UNIT	
C Dower dissinction consultance	Outputs enabled	$C_{1} = 50 \text{ pc}$	f = 1 MHz		рF	
Cpd	Power dissipation capacitance	Outputs disabled	C _L = 50 pF,	t = 1 MHz		рг





- NOTES: A. C₁ includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns. For testing pulse duration: t_r = t_f = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.
 - Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated