

54AC11592, 74AC11592 8-BIT BINARY COUNTERS WITH INPUT REGISTERS

SCAS384 – APRIL 1992

- Parallel 3-State I/O: Register Inputs/Counter Outputs
- Counter Has Direct Overriding Load and Clear
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


The 'AC11592 consists of a parallel input and an 8-bit storage register feeding an 8-bit binary counter. Both the register and the counter have individual positive edge-triggered clocks.

The counter (\overline{RCO}) input has direct load and clear functions. A low-going \overline{RCO} pulse will be obtained when the counter reaches the hex word FF.


Expansion is easily accomplished for two stages by connecting \overline{RCO} of the first stage to \overline{CCKEN} of the second stage. Cascading for larger count chains can be accomplished by connecting \overline{RCO} of each stage to CCK of the following stage.

The 54AC11592 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74AC11592 is characterized for operation from -40°C to 85°C .

54AC11592 . . . J PACKAGE
74AC11592 . . . D OR N PACKAGE
(TOP VIEW)



54AC11592 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS
77251-1443

Copyright © 1992, Texas Instruments Incorporated

54AC11592, 74AC11592
8-BIT BINARY COUNTERS
WITH INPUT REGISTERS

SCAS384 – APRIL 1992


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

PRODUCT PREVIEW


logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

PRODUCT PREVIEW

typical operating sequence



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 100 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			54AC11592			74AC11592			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		3	5	5.5	3	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1			2.1			V
		V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 5.5 V	3.85			3.85			
V _{IL}	Low-level input voltage	V _{CC} = 3 V	0.9			0.9			V
		V _{CC} = 4.5 V	1.35			1.35			
		V _{CC} = 5.5 V	1.65			1.65			
V _I	Input voltage		0	V _{CC}		0	V _{CC}		V
V _O	Output voltage		0	V _{CC}		0	V _{CC}		V
I _{OH}	High-level output current	V _{CC} = 3 V	− 4			− 4			mA
		V _{CC} = 4.5 V	−24			−24			
		V _{CC} = 5.5 V	−24			−24			
I _{OL}	Low-level output current	V _{CC} = 3 V	12			12			mA
		V _{CC} = 4.5 V	24			24			
		V _{CC} = 5.5 V	24			24			
Δt/Δv	Input transition rise or fall rate		0	10		0	10		ns/V
T _A	Operating free-air temperature		− 55	125		−40	85		°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	TA = 25°C			54AC11592		74AC11592		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		V
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = -50 mA†	5.5 V				3.85				
	I _{OH} = -75 mA†	5.5 V						3.85		
V _{OL}	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	V
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	
		4.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 mA†	5.5 V				1.65				
	I _{OL} = 75 mA†	5.5 V						1.65		
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	V _O = V _{CC} or GND	5.5 V			±0.5		±10		±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8		160		80	μA
C _i	V _I = V _{CC} or GND	5 V			4.5					pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

54AC11592, 74AC11592 8-BIT BINARY COUNTERS WITH INPUT REGISTERS

APRIL 1992

timing requirements over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
(unless otherwise noted)

			$T_A = 25^\circ\text{C}$		54AC11592		74AC11592		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency, CCK OR RCK								MHz
t_w	Pulse duration	CCK high or low							ns
		RCK high or low							
		CCLR low							
		CLOAD low							
t_{su}	Setup time	CCKEN low before CCK \uparrow							ns
		CCLR high before CCK \uparrow							
		CLOAD high before CCK \uparrow							
		RCK \uparrow before CLOAD \uparrow \dagger							
		Data A thru H before RCK \uparrow							
t_h	Hold time	Data A thru H after RCK \uparrow							ns
		All others							

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$
(unless otherwise noted)

			$T_A = 25^\circ\text{C}$		54AC11592		74AC11592		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency, CCK OR RCK								MHz
t_w	Pulse duration	CCK high or low							ns
		RCK high or low							
		CCLR low							
		CLOAD low							
t_{su}	Setup time	CCKEN low before CCK \uparrow							ns
		CCLR high before CCK \uparrow							
		CLOAD high before CCK \uparrow							
		RCK \uparrow before CLOAD \uparrow \dagger							
		Data A thru H before RCK \uparrow							
t_h	Hold time	Data A thru H after RCK \uparrow							ns
		All others							

\dagger This time insures the data saved by RCK \uparrow will also be loaded into the counter.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS
77251-1443

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11592		74AC11592		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{\max}										MHz
t_{PLH}	CCK	RCO								ns
t_{PHL}										
t_{PLH}	CLOAD	RCO								ns
t_{PHL}										
t_{PHL}	CCLR	RCO								ns
t_{PLH}	RCK	RCO								ns
t_{PHL}										

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11592		74AC11592		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{\max}										MHz
t_{PLH}	CCK	RCO								ns
t_{PHL}										
t_{PLH}	CLOAD	RCO								ns
t_{PHL}										
t_{PHL}	CCLR	RCO								ns
t_{PLH}	RCK	RCO								ns
t_{PHL}										

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$		pF
		Outputs disabled			


PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns. For testing pulse duration: $t_r = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.