

54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

- Inputs Are TTL-Voltage Compatible
- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presetable With Load Control
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

The 'ACT11190 is a synchronous, 4-bit decade reversible up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.


The outputs of the four flip-flops are triggered on a low-to-high transition of the clock input if the enable input (\overline{CTEN}) is low. A high at \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up (D/\overline{U}) input. When the D/\overline{U} input is low, the counter counts up. When the D/\overline{U} input is high, the counter counts down.

These counters feature a fully independent clock circuit. Changes at control inputs (\overline{CTEN} and D/\overline{U}) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.


54ACT11190 ... J PACKAGE
74ACT11190 ... DW OR N PACKAGE
(TOP VIEW)



54ACT11190 ... FK PACKAGE
(TOP VIEW)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

PRODUCT PREVIEW

54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

description (continued)

These counters are fully programmable; that is, it may be preset to any number between 0 and 9 by placing a low on the load input and entering the desired data at the data inputs. The outputs change to agree with the data inputs independently of the level of the clock input. This feature allows the counter to be used as modulo-N dividers by modifying the count length with the preset inputs.


Two outputs have been made available to perform the cascading function: \overline{RCO} and MAX/MIN count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9) counting up. The (\overline{RCO}) produces a low-level output pulse under those same conditions but only while the clock input is low. The counter can be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The MAX/MIN count output can be used to accomplish look-ahead for high-speed operation.

The 54ACT11190 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74ACT11190 is characterized for operation from -40°C to 85°C .

PRODUCT PREVIEW



logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

PRODUCT PREVIEW


54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

timing diagram (typical load, count, and inhibit sequences)

This timing diagram illustrates the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven.



PRODUCT PREVIEW

54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 150 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

	54ACT11190		74ACT11190		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage	0	V_{CC}	0	V_{CC}	V
V_O Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH} High-level output current		–24		–24	mA
I_{OL} Low-level output current		24		24	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	0	10	ns/V
T_A Operating free-air temperature	–55	125	–40	85	°C

PRODUCT PREVIEW



54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11190		74ACT11190		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = – 50 µA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I _{OH} = – 24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = – 50 mA [†]	5.5 V				3.85				
	I _{OH} = – 75 mA [†]	5.5 V						3.85		
V _{OL}	I _{OL} = 50 µA	4.5 V			0.1	0.1		0.1		V
		5.5 V			0.1	0.1		0.1		
	I _{OL} = 24 mA	4.5 V			0.36	0.5		0.44		
		5.5 V			0.36	0.5		0.44		
	I _{OL} = 50 mA [†]	5.5 V				1.65				
	I _{OL} = 75 mA [†]	5.5 V						1.65		
I _I	V _I = V _{CC} or GND	5.5 V			± 0.1	± 1		± 1		µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8	160		80		µA
ΔI _{CC} [‡]	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9	1		1		mA
C _i	V _I = V _{CC} or GND	5 V			4					pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 25°C		54ACT11190		74ACT11190		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency								MHz
t _w	Pulse duration	LOAD low							ns
		CLK high or low							
t _{su}	Setup time	Data before LOAD ↑							ns
		CTEN before CLK ↑							
		D/U before CLK ↑							
		LOAD inactive before CLK ↑							
t _h	Hold time	Data after LOAD ↑							ns
		CTEN after CLK ↑							
		D/U after CLK ↑							

PRODUCT PREVIEW



54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

switching characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11190		74ACT11190		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{\max}										MHz
t_{PLH}	$\overline{\text{LOAD}}$	Any Q								ns
t_{PHL}										
t_{PLH}	$\overline{\text{LOAD}}$	MAX/MIN								ns
t_{PHL}										
t_{PLH}	$\overline{\text{LOAD}}$	$\overline{\text{RCO}}$								ns
t_{PHL}										
t_{PLH}	A, B, C, or D	Any Q								ns
t_{PHL}										
t_{PLH}	A, B, C, or D	MAX/MIN								ns
t_{PHL}										
t_{PLH}	A, B, C, or D	$\overline{\text{RCO}}$								ns
t_{PHL}										
t_{PLH}	CLK	$\overline{\text{RCO}}$								ns
t_{PHL}										
t_{PLH}	CLK	Any Q								ns
t_{PHL}										
t_{PLH}	CLK	MAX/MIN								ns
t_{PHL}										
t_{PLH}	$\text{D}/\overline{\text{U}}$	$\overline{\text{RCO}}$								ns
t_{PHL}										
t_{PLH}	$\text{D}/\overline{\text{U}}$	MAX/MIN								ns
t_{PHL}										
t_{PLH}	$\overline{\text{CTEN}}$	$\overline{\text{RCO}}$								ns
t_{PHL}										

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$	$f = 1\text{ MHz}$	66	pF


PRODUCT PREVIEW



54ACT11190, 74ACT11190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SCAS383 – MARCH 1990

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.