SCAS382 - D3452, MARCH 1990

- Inputs are TTL-Voltage Compatible
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Synchronous Operation for Counting
- Synchronously Programmable
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small-Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

This synchronous, presettable 4-bit binary counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 5. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the 'ACT11161 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output (RCO). RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

EPIC is a trademark of Texas Instruments Incorporated.



description (continued)

This counter features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The 54ACT11161 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT11161 is characterized for operation from -40° C to 85° C.

logic symbol[†]



output sequence

Illustrated below is the following sequence:

- 1. Synchronously clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, zero, one, and two
- 4. Inhibit.



logic diagram (positive logic)



logic symbol, each D/T flip-flop (positive logic)

logic diagram, each D/T flip-flop (positive logic)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots \dots -0.5 \text{ V}$ to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V _{CC} or GND pins	$\dots \dots \pm 125 \text{ mA}$
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



recommended operating conditions

		54ACT11161		74ACT	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	6.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
Т _А	Operating free-air temperature	-55	125	- 40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	V.	T _A = 25°C			54AC	Г11161	74ACT11161		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	1	4.5 V	3.94			3.7		3.8		v
	I _{OH} = – 24 mA	5.5 V	4.94			4.7		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
Max	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		±1	μA
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
ΔICC‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA
Ci	V _I = V _{CC} or GND	5 V		3.5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.



timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

			Т	T _A = 25°C		54ACT11161		54ACT11161 74ACT11161		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency									MHz
		CLK high or low								
t _W	Pulse duration	CLK low								ns
	Setup time before CLK↑	A, B, C, D								
		LOAD								
		ENP, ENT								
t _{su}		CLR inactive								ns
		CLR low								
		CLR (high) inactive								
th	Hold time, all synchronous inputs after CLK [↑]									ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

PARAMETER	FROM	FROM TO		T _A = 25°C		54ACT11161		74ACT11161		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f _{max}										MHz	
^t PLH	CLK		RCO								ns
^t PHL		RCO									
^t PLH	CIK	CLK Any Q								ns	
^t PHL	OLK									115	
^t PLH	ENT RCO	RCO									
^t PHL		RCO								ns	
^t PLH	CLR	Any Q									
^t PHL		RCO								ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power di	ssipation capacitance	C _L = 50 pF, f = 1 MHz		рF



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated