	3.3-V PHASE-LOCK LOOP CLOCK DRIV WITH 3-STATE OUTPU SCAS377B – APRIL 1994 – REVISED NOVEMBER
 Low Output Skew for Clock-Distribution and Clock-Generation Applications 	DL PACKAGE (TOP VIEW)
 Operates at 3.3-V V_{CC} 	
 Distributes One Clock Input to Six Outputs 	AGND []2 27] AGND
One Select Input Configures Three Outputs	
to Operate at One-Half or Double the Input	SEL 🛛 4 25 🗍 TEST
Frequency	
 No External RC Network Required 	GND []6 23 [] V _{CC}
 On-Chip Series Damping Resistors 	1Y1 []7 22 [2Y1
 External Feedback Pin (FBIN) Is Used to 	
Synchronize the Outputs to the Clock Input	$\begin{array}{ccc} GND \begin{bmatrix} 9 & 20 \end{bmatrix} V_{CC} \\ 4V2 \end{bmatrix} = 12323$
 Application for Synchronous DRAM, 	1Y2 [] ₁₀ 19 [] 2Y2 V _{CC} [] ₁₁ 18 [] GND
High-Speed Microprocessor	V _{CC} [] ₁₁ 18 [] GND GND [] ₁₂ 17 [] V _{CC}
 TTL-Compatible Inputs and Outputs 	1Y3 [13 16] 2Y3
 Outputs Drive 50-Ω Parallel-Terminated 	V _{CC} [14 15] GND
Transmission Lines	~~ <u>1</u>

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small-Outline Package

description

The CDC2536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with syncronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC2536 operates at 3.3-V V_{CC} and is designed to drive a properly terminated 50- Ω transmission line. The CDC2536 also provides on-chip series-damping resistors, eliminating the need for external termination components.

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable (\overline{OE}) is provided for output control. When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are active. \overline{CLR} is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be use to bypass the PLL. TEST should be strapped to GND for normal operation.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

CDC2536

description (continued)

Unlike many products containing PLLs, the CDC2536 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2536 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon change of SEL, enabling the PLL via TEST, and upon enable of all outputs via \overline{OE} .

The CDC2536 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC2536 has a frequency range of 100 MHz to 200 MHz, twice the operating frequency of the CDC2536 outputs. The output of the VCO is divided by two and by four to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. SEL determines which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency of the output matches that of CLKIN. In the case that a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN frequency resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the CLKIN frequency.

output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to FBIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as CLKIN.

INPUT	OUTPUTS			
SEL	1/2x 1x FREQUENCY FREQUENCY			
L	None	All		
Н	1Yn	2Yn		
NOTE: n = 1, 2, 3				

Table 1. Output Configuration A

output configuration B

Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of CLKIN.

INPUT	OUTPUTS			
SEL	1x 2x FREQUENCY FREQUENCY			
Н	1Yn	2Yn		
L	All	None		

Table 2. Output Configuration B

NOTE: n = 1, 2, 3



functional block diagram





Terminal Functions

TERMINAL I/O DESCRIPTION			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CLKIN	3	I	Clock input. CLKIN provides the clock signal to be distributed by the CDC2536 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
CLR	24	I	Clear. $\overline{\text{CLR}}$ is used to reset the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to V _{CC} or GND for normal operation.
FBIN	26	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard wired to one of the six clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and differential CLKIN inputs.
ŌĒ	5	I	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL	4	I	Output configuration select. SEL selects the output configuration for each output bank (e.g. $1\times$, $1/2\times$, or $2\times$). (see Tables 1 and 2).
TEST	25	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be grounded for normal operation.
1Y1-1Y3	7, 10, 13	0	These outputs are configured by SEL to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
2Y1-2Y3	22, 19, 16	ο	These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	. –0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	. –0.5 V to 5.5 V
Current into any output in the low state, IO	24 mA
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	0.7 W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
IOH	High-level output current		-12	mA
I _{OL}	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			T _A = 2	T _A = 25°C		
PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VIK	V _{CC} = 3 V,	lj = -18 mA			-1.2	V
Veu	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		V _{CC} -0.2	2	V
∨он	$V_{CC} = 3 V,$	I _{OH} = – 12 mA		2		v
Ve	V _{CC} = 3 V,	I _{OL} = 100 μA			0.2	V
V _{OL}	$V_{CC} = 3 V,$	I _{OL} = 12 mA			0.8	v
l.	$V_{CC} = 0$ or MAX [‡] ,	V _I = 3.6 V			±10	
Ι	$V_{CC} = 3.6 V,$	$V_I = V_{CC}$ or GND			±1	μA
IOZH	V _{CC} = 3.6 V,	V _O = 3 V			10	μA
I _{OZL}	$V_{CC} = 3.6 V,$	$V_{O} = 0$			-10	μA
			Outputs high		2	
Icc	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low		2	mA
			Outputs disabled		2	
Ci	$V_{I} = V_{CC} \text{ or } GND$				6	pF
Co	$V_{O} = V_{CC} \text{ or GND}$				9	pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT	
6	folock Clock frequency	When VCO is operating at four times the CLKIN frequency	25	50		
¹ Clock		When VCO is operating at double the CLKIN frequency	50	100	MHz	
	Duty cycle, CLKIN		40%	60%		
	Stabilization time [†]	After SEL		50		
		After OE↓		50		
		After power up		50	μs	
	After CLKIN		50			

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (see Note 4 and Figures 1, 2 and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax			100		MHz
Duty cycle		Y	45%	55%	
^t phase error [‡]	CLKIN↑	Y↑	-500	+500	ps
^t jitter (RMS)	CLKINÎ	Υ↑		200	ps
t _{sk(0)} ‡				0.5	ns
t _{sk(pr)} ‡				1	ns
t _r				1.4	ns
t _f				1.4	ns

[‡] The propagation delay, tphase error, is dependent on the feedback path from any output to FBIN. The tphase error, tsk(o), and tsk(pr) specifications are only valid for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



CDC2536 **3.3-V PHASE-LOCK LOOP CLOCK DRIVER** WITH 3-STATE OUTPUTS

SCAS377B - APRIL 1994 - REVISED NOVEMBER 1995



PARAMETER MEASUREMENT INFORMATION

- B. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference between the maximum and minimum tphase error n (n = 1, 2, ... 6) across multiple devices under identical operating conditions
 - The difference between the maximum and minimum tphase error n (n = 7, 8, 9) across multiple devices under identical operating conditions





CDC2536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS377B - APRIL 1994 - REVISED NOVEMBER 1995





NOTES: A. Output skew, t_{sk(0)}, is calculated as the greater of: – The difference between the fastest and slowest of t_{phase error n} (n = 10, 11, ... 15)

B. Process skew, $t_{sk(pr)}$, is calculated as the greater of:

- The difference between the maximum and minimum tphase error n (n = 10, 11, ... 15) across multiple devices under identical operating conditions.

Figure 3. Waveforms for Calculation of tsk(o) and tsk(pr)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated