
SCAS375C - MARCH 1994 - REVISED JANUARY 1997

- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- 3.3-V to 5-V Bidirectional Level Shifter
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} , which is set at 3.3 V, and A port has V_{CCA} , which is set at 5 V. This allows for translation from a 3.3-V to a 5-V environment, and vice versa.



DB. DW. OR PW PACKAGE

The SN74LVC4245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.


The SN74LVC4245 pinout allows the designer to switch to a normal all-3.3-V or all-5-V 20-pin '245 device without board re-layout. The designer uses the datapaths for pins 2 through 11 and 14 through 23 of the SN74LVC4245 to achieve the conventional '245 layout.

The SN74LVC4245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



SCAS375C - MARCH 1994 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 5 V (unless otherwise noted)[†]

Supply voltage range, V _{CCA}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		$-0.5 \text{ V to V}_{CCA} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)		$-0.5 \text{ V to V}_{CCA} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CCA}$).		–50 mA
Output clamp current, IOK (VO < 0 or VO > VCC	;A)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CCA})$		±50 mA
Continuous current through each V _{CCA} or GND)	±100 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	104°C/W
	DW package	81°C/W
	PW package	120°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 6 V maximum.

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 3.3 V (unless otherwise noted)

Supply voltage range, V _{CCB}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 3): Except I/O ports	0.5 V to 4.6 V
I/O ports	0.5 V to V _{CCB} + 0.5 V
Output voltage range, V _O (see Note 3)	$-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CCB})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCB})	±50 mA
Continuous current through V _{CCB} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

3. This value is limited to 4.6 V maximum.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCAS375C - MARCH 1994 - REVISED JANUARY 1997

recommended operating conditions for $V_{\mbox{CCA}}$ at 5 V (see Note 4)

		MIN	MAX	UNIT
VCCA	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		8.0	V
VI	Input voltage	0	VCCA	V
٧o	Output voltage	0	VCCA	V
ЮН	High-level output current		-24	mA
lOL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

recommended operating conditions for V_{CCB} at 3.3 V (see Note 4)

				UNIT
VCCB	Supply voltage	2.7	3.6	V
VIH	High-level input voltage $V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V _{IL}	Low-level input voltage $V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$		8.0	V
٧ _I	Input voltage			V
٧o	Output voltage		V _{CCB}	V
lou	High-level output current		-12	mA
ЮН	V _{CCB} = 3 V		-24	ША
lo	Low-level output current $ \frac{\text{V}_{\text{CCB}} = 2.7 \text{ V}}{\text{V}_{\text{CCB}} = 3 \text{ V}} $		12	mA
lOL			24	Ш
Δt/Δν	Input transition rise or fall rate			ns/V
TA	Operating free-air temperature			°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SCAS375C - MARCH 1994 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 5 \text{ V}$ (unless otherwise noted) (see Note 5)

PA	RAMETER	TEST CONDITIONS	VCCA	MIN	TYP [†]	MAX	UNIT	
		400 :: 4		4.3				
V		$I_{OH} = -100 \mu\text{A}$	5.5 V	5.3			V	
VOH		January 24 mA	4.5 V	3.7			v	
		$I_{OH} = -24 \text{ mA}$		4.7				
		400 A				0.2		
		I _{OL} = 100 μA				0.2	v	
VOL		I _{OL} = 24 mA	4.5 V			0.55	·	
			5.5 V			0.55		
II	Control inputs	V _I = V _{CCA} or GND	5.5 V			5	μΑ	
loz‡	A or B ports	V _O = V _{CCA} or GND	5.5 V				μΑ	
Icc		$V_I = V_{CCA}$ or GND, $I_O = 0$	5.5 V				μΑ	
Δl _{CC} §		One input at 3.4 V, Other inputs at V _{CCA} or GND					μΑ	
Ci	Control inputs	V _I = V _{CCA} or GND	5 V				pF	
C _{io}	A or B ports	$V_O = V_{CCA}$ or GND	5 V				pF	

 $[\]overline{\dagger}$ All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 3.3 \text{ V}$ (unless otherwise noted) (see Note 6)

PA	RAMETER	TEST CONDITIONS	V _{CCB}	MIN	TYP [†]	MAX	UNIT
		$I_{OH} = -100 \mu\text{A}$	2.7 V to 3.6 V	V _{CC} -0.2			
\/a		I _{OH} = -12 mA	2.7 V	2.2			٧
VOH		10H = -12 11IA	3 V	2.4			V
		I _{OH} = -24 mA	3 V	2			
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	
VOL		I _{OL} = 12 mA	2.7 V			0.4	V
		I _{OL} = 24 mA	3 V			0.55	
l _l	Control inputs	$V_I = V_{CCB}$ or GND	3.6 V			5	μΑ
loz [‡]		VO = VCCB or GND	3.6 V				μΑ
ICC		$V_I = V_{CCB}$ or GND, $I_O = 0$	3.6 V				μΑ
ΔICC§		One input at V_{CCB} – 0.6 V, Other inputs at V_{CCB} or GND	2.7 V to 3.6 V				μА
Ci	Control inputs	$V_I = V_{CCB}$ or GND	3.3 V				pF
C _{io}	A or B ports	$V_O = V_{CCB}$ or GND	3.3 V			·	pF

[†] All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.




For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the corresponding V_{CC}. NOTE 5: V_{CCB} = 2.7 V to 3.6 V

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the corresponding V_{CC} . NOTE 6: $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$

PARAMETER MEASUREMENT INFORMATION FOR THE A PORT




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION FOR THE B PORT



NOTES: E. C_L includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- G. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- H. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated