SN54LVT243, SN74LVT243 3.3-V ABT QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS353 – MARCH 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

description

These quadruple bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT243 is designed for asynchronous communications between data buses. The control-function implementation allows for maximum flexibility in timing. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEBA and OEAB) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) remain at their states. The 4-bit codes appearing on the two sets of buses will be identical for the 'LVT243.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT243 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT243 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT243 is characterized for operation from -40° C to 85° C.



SN54LVT243 J PACKAGE	
SN74LVT243 D, DB, OR PW PACKA	GE
(TOP VIEW)	

	_			
OEAB		\bigcup_{14}	þ	V _{CC}
NC [2	13	P	OEBA
A1 [3	12		NC
A2 [4	11	þ	B1
A3 [5	10	þ	B2
A4 🛛	6	9	þ	B3
GND [7	8	þ	B4

SN54LVT243 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

PRODUCT PREVIEW

SN54LVT243, SN74LVT243 **3.3-V ABT QÚADRUPLE BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCAS353 - MARCH 1994

FUNCTION TABLE							
INPUTS							
OEAB	OEBA	FUNCTION					
L	L	A to B					
н	Н	B to A					
н	L	Isolation					
L	н	Latch A and B (A = B)					

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.



SN54LVT243, SN74LVT243 3.3-V ABT QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS353 – MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0	
Input voltage range, V _I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT243	96 mA
SN74LVT243	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT243	48 mA
SN74LVT243	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range65	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions (see Note 4)

		SN54L	VT243	SN74L	UNIT		
		MIN	MAX	MIN	MAX		
Supply voltage		2.7	3.6	2.7	3.6	V	
VIH High-level input voltage		2		2		V	
VIL Low-level input voltage			0.8		0.8	V	
V _I Input voltage			5.5		5.5	V	
High-level output current			-24		-32	mA	
Low-level output current			48		64	mA	
Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Operating free-air temperature		-55	125	-40	85	°C	
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise or fall rate	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise or fall rate Outputs enabled	Min Supply voltage 2.7 High-level input voltage 2 Low-level input voltage 2 Input voltage 1 High-level output current 1 Low-level output current 1 Low-level output current 1 Input transition rise or fall rate 0	Supply voltage2.73.6High-level input voltage2Low-level input voltage0.8Input voltage5.5High-level output current-24Low-level output current48Input transition rise or fall rateOutputs enabled	MinMAXMinSupply voltage2.73.62.7High-level input voltage222Low-level input voltage20.80.8Input voltage5.55.55.5High-level output current-24-24Low-level output current4810Input transition rise or fall rate0utputs enabled10	MIN MAX MIN MAX Supply voltage 2.7 3.6 2.7 3.6 High-level input voltage 2 2 2 2 Low-level input voltage 0.8 0.8 0.8 Input voltage 5.5 5.5 5.5 High-level output current -24 -32 Low-level output current -24 -32 Input transition rise or fall rate Outputs enabled 10 10	

NOTE 4: Unused or floating control inputs must be held high or low.



SN54LVT243, SN74LVT243 3.3-V ABT QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS353 - MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	154LVT2	43	SN	UNIT			
PARAMETER	TEST CONDITIONS				TYP†	MAX	MIN	TYP†	MAX	UNI	
VIK	V _{CC} = 2.7 V,	I _I = -18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	<‡, I _{OH} = –100 μA).2		V _{CC} -0	.2			
Veri	V _{CC} = 2.7 V,	I _{OH} = – 8 mA		2.4			2.4			v	
∨он	V _{CC} = 3 V	I _{OH} = – 24 mA		2						V	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
VOL		I _{OL} = 16 mA				0.4			0.4	v	
VOL	V _{CC} = 3 V	I _{OL} = 32 mA				0.5			0.5	V	
	VCC = 3 V	I _{OL} = 48 mA				0.55					
		I _{OL} = 64 mA							0.55		
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	- Control pins			±1			±1	0 0 μΑ 5	
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V				10			10		
Ц		V _I = 5.5 V	A or B ports§			100			20		
	V _{CC} = 3.6 V	$V_I = V_{CC}$				5			5		
		V _I = 0				-10			-10		
l _{off}	V _{CC} = 0,	V_{I} or $V_{O} = 0$ to 4.5 V							±100	μA	
1 <i>.a.</i>	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75				
ll(hold)	VCC = 3 V	V _I = 2 V	A of B points	-75			-75			μΑ	
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μA	
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μA	
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high		0.13	0.5		0.13	0.19	mA	
lcc		I _O = 0,	Outputs low		8.8	14		8.8	12		
			Outputs disabled		0.13	0.5		0.13	0.19		
∆ICC¶	$V_{CC} = 3 V \text{ to } 3.6 V$, One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND				0.3			0.2	mA		
Ci	V _I = 3 V or 0									pF	
C _{io}	$V_{O} = 3 V \text{ or } 0$								pF		

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated