SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997

● Member of the Texas Instruments <i>Widebus™</i> Family					
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	1DIR [1 1CLKAB [2] 1 <mark>0E</mark>] 1CLKBA		
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1SAB [3 GND [4	54] 1SBA] GND		
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1A1 [] 5 1A2 [] 6	52] 1B1] 1B2		
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC}) 	V _{CC} [7 1A3 [8 1A4 [9	49] V _{CC}] 1B3] 1B4		
 Power Off Disables Inputs/Outputs, Permitting Live Insertion 	1A5 [10 GND [11	0 47 1 46] 1B5] GND		
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1A6 [] 12 1A7 [] 13 1A8 [] 14	3 44 4 43] 1B6] 1B7] 1B8		
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	2A1 [] 15 2A2 [] 16 2A3 [] 17	6 41] 2B1] 2B2] 2B3		
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND [18 2A4 [19 2A5 [20	8 39 9 38] GND] 2B4] 2B5		
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 	2A6 [] 2 [,] V _{CC} [] 22	1 36 2 35] 2B6] V _{CC}		
Small-Outline (DGG) Packages description	2A7 [] 23 2A8 [] 24 GND [] 25	4 33] 2B7] 2B8] GND		
This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V _{CC} operation.	2SAB [26 2CLKAB [27 2DIR [28	6 31 7 30	2SBA 2CLKBA 2OE		
The CNIZ4L/CLI4CC4CA can be used as two 0 bit		5 29] 20E		

The SN74LVCH16646A can be used as two 8-bit transceivers or one 16-bit transceiver. The device consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16646A.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16646A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS318E – NOVEMBER 1993 – REVISED JUNE 1997

description (continued)

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN74LVCH16646A is characterized for operation from -40°C to 85°C.

		INP	UTS			DATA	x 1/o†				
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified	Store A, B unspecified [†]			
х	Х	Х	Ŷ	Х	Х	Unspecified	Input	Store B, A unspecified †			
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data			
н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage			
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus			
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus			
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus			
L	Н	H or L	Х	н	Х	Input	Output	Stored A data to bus			


FUNCTION TABLE

[†] The data-output functions may be enabled or disabled by various signals at OE or DIR. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997








SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCH16646A **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCAS318E – NOVEMBER 1993 – REVISED JUNE 1997



To Seven Other Channels



SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} -0.5 V to 6.5 V Input voltage range, V _I : Except I/O ports (see Note 1) -0.5 V to 6.5 V I/O ports (see Notes 1 and 2) -0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high or low state, V _O
(see Notes 1 and 2)–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2) ±50 mA
Continuous current through each V _{CC} or GND ±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply voltage	Operating	2	3.6	V
Vcc	Supply voltage	Data retention only	1.5		v
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V			V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	5.5	V
Va	Output voltage	High or low state	0	VCC	V
Vo	Output voltage	3 state		5.5	
1	Ligh lovel output ourrest	V _{CC} = 2.7 V		-12	mA
ЮН	High-level output current	$V_{CC} = 3 V$		-24	ША
1		$V_{CC} = 2.7 V$		12	mA
IOL	Low-level output current	$V_{CC} = 3 V$		24	ША
$\Delta t / \Delta V$	Input transition rise or fall rate		0	10	ns/V
ТА	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT		
		I _{OH} = −100 μA		2.7 V to 3.6 V	V _{CC} -0.2					
			2.7 V	2.2			V			
VOH		I _{OH} = -12 mA		3 V	2.4			v		
		I _{OH} = -24 mA		3 V	2.2					
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2			
VOL		I _{OL} = 12 mA I _{OL} = 24 mA		2.7 V			0.4	V		
				3 V			0.55			
Ιį	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μA		
	V _I = 0.8 V		3 V	75	75					
l(hold)	old) A or B ports	A or B ports	A or B ports	V _I = 2 V		3 V	-75			μA
· · ·		$V_{I} = 0$ to 3.6 V [‡]	$\frac{1}{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$				±500			
loff		V _I or V _O = 5.5 V		0			±10	μA		
loz§		V _O = 0 to 5.5 V		3.6 V			±10	μA		
lcc		V _I = V _{CC} or GND					20			
		$3.6 V \le V_{I} \le 5.5 V^{\P}$	IO = 0	3.6 V	20		20	μA		
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			500	μA		
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V		5		pF		
C _{io}	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		8.5		pF		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_{I(hold)}.

This applies in the disabled state only.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			V _{CC} = ± 0.	: 3.3 V 3 V	V _{CC} =	UNIT	
				MAX	MIN	MAX	
fclock	f _{clock} Clock frequency				0	150	MHz
tw	tw Pulse duration, CLK high or low		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow	Data high or low	2.9		3.2		ns
th	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow	Data high or low	0.3		0		ns



SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	
fmax			150		150		MHz
	A or B	B or A	1.3	5.7		6.8	
^t pd	CLKAB or CLKBA	A or B	1.8	6.7		7.9	
	SAB or SBA	AUID	1.7	7.7		9.2	
ten	OE	A or B	1.3	6.9		8.5	20
^t dis	OE	AUB	2.1	6.9		7.7	ns
ten	DIR A or B	A or P	1.4	7.2		8.5	20
^t dis		A OLD	2	7		7.8	ns
^t sk(o) [†]				1.3			ns


[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER			ONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled			60	nE	
	rower dissipation capacitance per transceiver	Outputs disabled	CL = 0,	$C_{L} = 0, \qquad f = 10 \text{ MHz}$	12	pr



SCAS318E - NOVEMBER 1993 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated