SCAS313D - NOVEMBER 1993 - REVISED JANUARY 1997

 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)
 EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1 0E 1 48 2 0E 1Y1 2 47 1A1
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y1
 Typical V_{OHV} (Output V_{OH} Undershoot) 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y3
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC}) 	V _{CC} [7 42] V _{CC} 2Y1 [8 41] 2A1 2Y2 [9 40] 2A2
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	GND
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	3Y1 [13 36] 3A1 3Y2 [14 35] 3A2
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	V _{CC}
description	4Y3
This 16-bit buffer/driver is designed for 2.7-V to 3.6-V $V_{\mbox{CC}}$ operation.	4 0E [24 25] 3 0E

The SN74LVCH16244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16244A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
v _{cc}	Supply voltage	Operating	2 3.6		V
		Data retention only	1.5		V
٧ _{IH}	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ _I	Input voltage		0	5.5	V
v _O	Output voltage	High or low state	0	VCC	V
		3 state	0	5.5	V
	High-level output current $ \frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}} $		-12	mA	
ЮН		V _{CC} = 3 V		-24	IIIA
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	v _{cc}	MIN	TYP [†]	MAX	UNIT		
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
V	I _{OH} = -12 mA		2.7 V	2.2			V	
VOH			3 V	2.4				
	I _{OH} = -24 mA		3 V	2.2				
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL	I _{OL} = 12 mA		2.7 V			0.4	V	
	I _{OL} = 24 mA		3 V			0.55		
lį	V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
	V _I = 0.8 V		3 V	75				
l _l (hold)	V _I = 2 V		3 V	-75			μΑ	
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
1	$V_O = 5.5 \text{ V or GND}$		3.6 V			±10	^	
loz	V _O = 3.6 V or 5.5 V		2.7 V to 3.6 V			±50	μΑ	
laa	$V_I = V_{CC}$ or GND	IO = 0	264			10		
Icc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$		3.6 V			10	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
C _i	$V_I = V_{CC}$ or GND		3.3 V		4.7		pF	
Co	$V_O = V_{CC}$ or GND		3.3 V		6.1		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] This applies in the disabled state only.

SCAS313D - NOVEMBER 1993 - REVISED JANUARY 1997

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	
^t pd	А	Υ	1.5	5.2		5.8	ns
t _{en}	ŌĒ	Υ	1.5	7.5		8.2	ns
^t dis	ŌE	Υ	1.5	7		7.7	ns
t _{sk(o)} †				1			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CO	TYP	UNIT	
C _{pd} Power dissipation capacitance per buffer/driver	Outputs enabled	C ₁ = 50 pF,	f = 10 MHz	20.2	pF
	Outputs disabled	CL = 50 pr,		3.6	рг

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated