48 2OE

47 1 1A1

46 1A2

45 GND

44 1 1A3

43 1A4

42 V_{CC}

41 2A1

40 2A2

38 2A3

37 2A4

36 3A1

35 3A2

34 | GND

33 II 3A3

32 T 3A4

31 V_{CC}

30 4A1

29 H 4A2

28 GND

27 AA3

26 AA4

25 3OE

39 GND

DGG OR DL PACKAGE

(TOP VIEW)

10E

1Y1 🛮 2

1Y2 3

GND 4

1Y3 🛮 5

1Y4 **[**] 6

V_{CC} **Ц** 7

2Y2 🛮 9

GND 10

2Y3 🛮 11

2Y4 1 12

3Y1 13

3Y2 14

GND II 15

3Y3 II 16

3Y4 1 17

V_{CC} 18

4Y1 | 19

4Y2 20

GND 21

4Y3 22

4Y4 **1**23

4OE 24

8

2Y1

Member of the Texas Instruments Widebus™ Family

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation; it can interface to a 5-V system environment.

The SN74LVC16240 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

| INPUTS | | OUTPUT | | |
|--------|---|--------|--|--|
| ŌĒ | Α | Y | | |
| L | Н | L | | |
| L | L | Н | | |
| Н | Χ | Z | | |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | -0.5 V to 6.5 V |
|---|-----------------------|
| Input voltage range, V _I | |
| Voltage range applied to any output in the high-impedance state | |
| or power-off state, V _O (see Note 1) | $-0.5\ V$ to $6.5\ V$ |
| Voltage range applied to any output in the high | |
| or low state, V _O (see Notes 1 and 2)0.5 V | to V_{CC} + 0.5 V |
| Input clamp current, I _{IK} (V _I < 0) | 50 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package | 0.85 W |
| DL package | 1.2 W |
| Storage temperature range, T _{stq} | -65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology
 Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|----------------|------------------------------------|--|-----|-----|------|
| VCC | Supply voltage | Operating | 2 | 3.6 | V |
| | | Data retention only | 1.5 | | ı v |
| V_{IH} | High-level input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | | V |
| VIL | Low-level input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | V |
| ٧ _I | Input voltage | | 0 | VCC | V |
| ۷o | Output voltage | | 0 | 5.5 | V |
| ЮН | High-level output current | $V_{CC} = 2.7 \text{ V}$ | -12 | | mA |
| | | V _{CC} = 3 V | | -24 | IIIA |
| lOL | Low-level output current | $V_{CC} = 2.7 \text{ V}$ | | 12 | mA |
| | | V _{CC} = 3 V | | 24 | IIIA |
| Δt/Δν | Input transition rise or fall rate | | 0 | 10 | ns/V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PA | RAMETER | TEST CONDITIONS | | v _{cc} † | MIN | TYP‡ N | ΙΑΧ | UNIT | |
|---------|-------------|---------------------------------------|--|-------------------|----------------------|--------|------|------|--|
| VOH | | I _{OH} = -100 μA | | MIN to MAX | V _{CC} -0.2 | 2 | | | |
| | | $I_{OH} = -12 \text{ mA}$ | | 2.7 V | 2.2 | | | ٧ | |
| | | | | 3 V | 2.4 | | | | |
| | | $I_{OH} = -24 \text{ mA}$ | | 3 V | 2.2 | | | | |
| VOL | | I _{OL} = 100 μA | $_{DL}$ = 100 μA MIN to MAX | | | | 0.2 | V | |
| | | I _{OL} = 12 mA | | 2.7 V | | | 0.4 | | |
| | | I _{OL} = 24 mA | | 3 V | | (| 0.55 | | |
| lį | | V _I = 5.5 V or GND | | 3.6 V | | | ±5 | μΑ | |
| | Data inputs | V _I = 0.8 V | | 3 V | 75 | | | | |
| l(hold) | | V _I = 2 V | |] 3 V | -75 | | | μΑ | |
| loz | | $V_O = 5.5 \text{ V or GND}$ | | 3.6 V | | | ±10 | μΑ | |
| ICC | | $V_I = V_{CC}$ or GND, | IO = 0 | 3.6 V | | | 40 | μΑ | |
| ∆lcc | | One input at V _{CC} – 0.6 V, | Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | | | 500 | μΑ | |
| Ci | | $V_I = V_{CC}$ or GND | | 3.3 V | | | | pF | |
| Co | | $V_O = V_{CC}$ or GND | _ | 3.3 V | | | | pF | |

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions. ‡ All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated