SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311D - JANUARY 1993 - REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Output Ports Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 V at V_{CC} = 3.3 V, T_A = 25^{\circ}C$
- Power Off Disables Inputs/Outputs, **Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

DB, DW, OR PW PACKAGE (TOP VIEW)								
B8 [B7 [B6 [B5 [B4 [B2 [OEAB [CLKAB [CLKAB [1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14	V _{CC} A8 A7 A6 A5 A4 A3 A2 A1 OEBA CLKBA					

description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

The outputs, which are designed to sink up to 12 mA, include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2952A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SCAS311D - JANUARY 1993 - REVISED JUNE 1997

FUNCTION TABLE†

	INPUTS							
CLKENAB	CLKAB	OEAB	Α	В				
Н	Х	L	Х	в ₀ ‡				
Х	H or L	L	Χ	в ₀ ‡ в ₀ ‡				
L	\uparrow	L	L	L				
L	\uparrow	L	Н	Н				
Х	X	Н	Χ	Z				

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



[‡]Level of B before the indicated steady-state input conditions were established

logic diagram (positive logic)



SCAS311D - JANUARY 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I : Except I/O ports (see Note 1)	–0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended oprating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Operating	Operating	2	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ _I	Input voltage		0	5.5	V
٧o	Output voltage	High or low state	0	VCC	V
		3 state	0	5.5	<u>l </u>
la	High-level output current	V _{CC} = 2.7 V		-12	mA
IOH		V _{CC} = 3 V		-24	IIIA
la.	Laveland autorit annuart	V _{CC} = 2.7 V		12	mA
lOL	Low-level output current	V _{CC} = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature				°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
\/~		10.1 12.mA		2.7 V	2.2			٧	
VOH		I _{OH} = -12 mA		3 V	2.4				
		I _{OH} = -24 mA		3 V	2.2				
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL		I _{OL} = 12 mA		2.7 V			0.4	V	
		I _{OL} = 24 mA		3 V			0.55		
lį		V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
l _{off}		V _I or V _O = 5.5 V		0			±10	μΑ	
loz [‡]		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
		$V_I = V_{CC}$ or GND		261/	•		10	^	
Icc		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	IO = 0	3.6 V	10		μΑ		
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		5	·	pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5	, and the second	pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	MHz
t _W	Pulse duration, CLK high or low		3.3		3.3		ns
	Setup time	Data before CLK high	1.3		1.7		
t _{su}	Setup time	CLKEN before CLK high	1.1		1.3		ns
4.		Data after CLK high	1.1		1.8		
l th	t _h Hold time	CLKEN after CLK high	1.1		1.4		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(1141 01)		MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
^t pd	CLKAB or CLKBA	B or A	1	8.2		8.8	ns
^t en	ŌĒ	A or B	1	7.8		9	ns
^t dis	ŌĒ	A or B	1	7.8		8.8	ns
t _{sk(o)} ¶				1			ns

[¶] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



[†] All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$. ‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This applies in the disabled state only.

SCAS311D - JANUARY 1993 - REVISED JUNE 1997

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled	C. – 0	f _ 10 MHz	79	nE.
	Outputs disabled	$C_{L} = 0, \qquad f = 10 \text{ MI}$	f = 10 MHz	41	p⊦

PARAMETER MEASUREMENT INFORMATION **TEST** Open 500 Ω **From Output** Open tpd **Under Test GND** 6 V tPLZ/tPZL $C_1 = 50 pF$ GND tPHZ/tPZH 500 Ω (see Note A) 2.7 V 1.5 V **Timing Input LOAD CIRCUIT** 0 V t_{su} th 2.7 V 2.7 V 1.5 V 1.5 V Input 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** 2.7 V 2.7 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V ^tPLH ^tPHL - tpLZ tpzl -Output VOH Waveform 1 1.5 V 1.5 V 1.5 V S1 at 6 V V_{OL} + 0.3 V Output (see Note B) VOL tPZH → ^tPHL ^tPLH · tPHZ Output ۷он Waveform 2 V_{OH} - 0.3 V 1.5 V 1.5 V S1 at GND Output VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_{\Gamma} \leq$ 2.5 ns, $t_{\Gamma} \leq$ 2.5 ns,
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpzL and tpzH are the same as ten.
 - F. tpLZ and tpHZ are the same as tdis.
 - G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated