
# 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS308C - MARCH 1993 - REVISED JANUARY 1997

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
  Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages



#### description

This 9-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC843A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC843A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

	INPUTS				OUTPUT		
PRE	CLR	OE	LE	D	Q		
L	Х	L	Х	Х	Н		
Н	L	L	X	Χ	L		
Н	Н	L	Н	L	L		
Н	Н	L	Н	Н	Н		
Н	Н	L	L	Χ	Q <sub>0</sub>		
Х	X	Н	X	X	Z		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





# 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS308C - MARCH 1993 - REVISED JANUARY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) (see Note 2)	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Cumplicusations	Operating	2	3.6	V
	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
$\vee_{IL}$	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ <sub>I</sub>	Input voltage		0	5.5	V
٧o	Output voltage	High or low state	0	vcc v	
		3 state	0	5.5	V
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	IIIA
lOL	Low lovel output outpost	V <sub>CC</sub> = 2.7 V		12	mA
	Low-level output current	V <sub>CC</sub> = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



## SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH **WITH 3-STATE OUTPUTS**

SCAS308C - MARCH 1993 - REVISED JANUARY 1997

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
	I <sub>OH</sub> = -100 μA		2.7 V to 3.6 V	V <sub>CC</sub> -0.2			٧	
\/a	I <sub>OH</sub> = -12 mA		2.7 V	2.2				
VOH			3 V	2.4				
	I <sub>OH</sub> = -24 mA		3 V	2.2				
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA		2.7 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 12 mA		2.7 V			0.4		
	I <sub>OL</sub> = 24 mA		3 V			0.55		
lį	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
loff	$V_I$ or $V_O = 5.5 V$		0			±10	μΑ	
loz	V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μΑ	
la a	$V_I = V_{CC}$ or GND	1- 0	3.6 V					
lcc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$	IO = 0				10	μΑ	
ΔlCC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V				pF	
Co	$V_O = V_{CC}$ or GND		3.3 V				pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ This applies in the disabled state only.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated