


# SN74LVC823A

## 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  $> 2$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE  
(TOP VIEW)



### description

This 9-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{\text{CLKEN}}$  high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the nine Q outputs to go low, independently of the clock.

A buffered output-enable ( $\overline{\text{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state.  $\overline{\text{OE}}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC823A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN74LVC823A

## 9-BIT BUS-INTERFACE FLIP-FLOP

### WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

---

FUNCTION TABLE  
(each flip-flop)


| INPUTS                 |                         |                           |     |   | OUTPUT<br>Q    |
|------------------------|-------------------------|---------------------------|-----|---|----------------|
| $\overline{\text{OE}}$ | $\overline{\text{CLR}}$ | $\overline{\text{CLKEN}}$ | CLK | D |                |
| L                      | L                       | X                         | X   | X | L              |
| L                      | H                       | L                         | ↑   | H | H              |
| L                      | H                       | L                         | ↑   | L | L              |
| L                      | H                       | H                         | X   | X | Q <sub>0</sub> |
| H                      | X                       | X                         | X   | X | Z              |

# SN74LVC823A

## 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS


SCAS305D – MARCH 1993 – REVISED JUNE 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# SN74LVC823A

## 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                                                                  |                            |
|--------------------------------------------------------------------------------------------------|----------------------------|
| Supply voltage range, $V_{CC}$                                                                   | –0.5 V to 6.5 V            |
| Input voltage range, $V_I$ (see Note 1)                                                          | –0.5 V to 6.5 V            |
| Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) | –0.5 V to 6.5 V            |
| Voltage range applied to any output in the high or low state, $V_O$ (see Notes 1 and 2)          | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                                                      | –50 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )                                   | ±50 mA                     |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) (see Note 2)                          | ±50 mA                     |
| Continuous current through $V_{CC}$ or GND                                                       | ±100 mA                    |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package                                | 104°C/W                    |
| DW package                                                                                       | 81°C/W                     |
| PW package                                                                                       | 120°C/W                    |
| Storage temperature range, $T_{stg}$                                                             | –65°C to 150°C             |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The value of  $V_{CC}$  is provided in the recommended operating conditions table.  
3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

|                                                        |                           | MIN | MAX      | UNIT |
|--------------------------------------------------------|---------------------------|-----|----------|------|
| $V_{CC}$ Supply voltage                                | Operating                 | 2   | 3.6      | V    |
|                                                        | Data retention only       | 1.5 |          |      |
| $V_{IH}$ High-level input voltage                      | $V_{CC} = 2.7$ V to 3.6 V | 2   |          | V    |
| $V_{IL}$ Low-level input voltage                       | $V_{CC} = 2.7$ V to 3.6 V |     | 0.8      | V    |
| $V_I$ Input voltage                                    |                           | 0   | 5.5      | V    |
| $V_O$ Output voltage                                   | High or low state         | 0   | $V_{CC}$ | V    |
|                                                        | 3 state                   | 0   | 5.5      |      |
| $I_{OH}$ High-level output current                     | $V_{CC} = 2.7$ V          |     | –12      | mA   |
|                                                        | $V_{CC} = 3$ V            |     | –24      |      |
| $I_{OL}$ Low-level output current                      | $V_{CC} = 2.7$ V          |     | 12       | mA   |
|                                                        | $V_{CC} = 3$ V            |     | 24       |      |
| $\Delta t/\Delta v$ Input transition rise or fall rate |                           | 0   | 10       | ns/V |
| $T_A$ Operating free-air temperature                   |                           | –40 | 85       | °C   |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

**SN74LVC823A**  
**9-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCAS305D – MARCH 1993 – REVISED JUNE 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER        | TEST CONDITIONS                                                              | V <sub>CC</sub> | MIN                  | TYP† | MAX | UNIT |
|------------------|------------------------------------------------------------------------------|-----------------|----------------------|------|-----|------|
| V <sub>OH</sub>  | I <sub>OH</sub> = –100 µA                                                    | 2.7 V to 3.6 V  | V <sub>CC</sub> –0.2 |      |     | V    |
|                  | I <sub>OH</sub> = –12 mA                                                     | 2.7 V           | 2.2                  |      |     |      |
|                  |                                                                              | 3 V             | 2.4                  |      |     |      |
|                  | I <sub>OH</sub> = –24 mA                                                     | 3 V             | 2.2                  |      |     |      |
| V <sub>OL</sub>  | I <sub>OL</sub> = 100 µA                                                     | 2.7 V to 3.6 V  | 0.2                  |      |     | V    |
|                  | I <sub>OL</sub> = 12 mA                                                      | 2.7 V           | 0.4                  |      |     |      |
|                  | I <sub>OL</sub> = 24 mA                                                      | 3 V             | 0.55                 |      |     |      |
| I <sub>I</sub>   | V <sub>I</sub> = 0 to 5.5 V                                                  | 3.6 V           | ±5                   |      |     | µA   |
| I <sub>off</sub> | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                     | 0               | ±10                  |      |     | µA   |
| I <sub>OZ</sub>  | V <sub>O</sub> = 0 to 5.5 V                                                  | 3.6 V           | ±10                  |      |     | µA   |
| I <sub>CC</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.6 V           | 10                   |      |     | µA   |
|                  | 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V‡                                              |                 | 10                   |      |     |      |
| ΔI <sub>CC</sub> | One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V  | 500                  |      |     | µA   |
| C <sub>i</sub>   | Control inputs                                                               | 3.3 V           | 5                    |      |     | pF   |
|                  | Data inputs                                                                  |                 | 4                    |      |     |      |
| C <sub>o</sub>   | V <sub>O</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           | 7                    |      |     | pF   |

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This applies in the disabled state only.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

|                    |                 |                                              | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 2.7 V |     | UNIT |
|--------------------|-----------------|----------------------------------------------|------------------------------------|-----|-------------------------|-----|------|
|                    |                 |                                              | MIN                                | MAX | MIN                     | MAX |      |
| f <sub>clock</sub> | Clock frequency |                                              | 0                                  | 150 | 0                       | 150 | MHz  |
| t <sub>w</sub>     | Pulse duration  | $\overline{\text{CLR}}$ low                  | 3.3                                |     | 3.3                     |     | ns   |
|                    |                 | CLK high or low                              | 3.3                                |     | 3.3                     |     |      |
| t <sub>su</sub>    | Setup time      | $\overline{\text{CLR}}$ inactive before CLK↑ | 1                                  |     | 1                       |     | ns   |
|                    |                 | Data before CLK↑                             | 1.3                                |     | 1.3                     |     |      |
|                    |                 | $\overline{\text{CLKEN}}$ low before CLK↑    | 1.8                                |     | 1.8                     |     |      |
| t <sub>h</sub>     | Hold time       | Data after CLK↑                              | 2                                  |     | 2                       |     | ns   |
|                    |                 | $\overline{\text{CLKEN}}$ low after CLK↑     | 1.3                                |     | 1.3                     |     |      |

# SN74LVC823A

## 9-BIT BUS-INTERFACE FLIP-FLOP

### WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


| PARAMETER   | FROM<br>(INPUT)  | TO<br>(OUTPUT) | $V_{CC} = 3.3\text{ V}$<br>$\pm 0.3\text{ V}$ |     | $V_{CC} = 2.7\text{ V}$ |     | UNIT |
|-------------|------------------|----------------|-----------------------------------------------|-----|-------------------------|-----|------|
|             |                  |                | MIN                                           | MAX | MIN                     | MAX |      |
| $f_{max}$   |                  |                | 150                                           |     | 150                     |     | MHz  |
| $t_{pd}$    | CLK              | Q              | 1.4                                           | 8   | 8.9                     |     | ns   |
|             | $\overline{CLR}$ |                | 2.5                                           | 7.9 | 8.8                     |     |      |
| $t_{en}$    | $\overline{OE}$  | Q              | 1.6                                           | 7.2 | 8.3                     |     | ns   |
| $t_{dis}$   | $\overline{OE}$  | Q              | 1.1                                           | 6   | 7.1                     |     | ns   |
| $t_{sk(o)}$ |                  |                |                                               | 1   |                         |     | ns   |

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics,  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER |                                             | TEST CONDITIONS  | TYP | UNIT |
|-----------|---------------------------------------------|------------------|-----|------|
| $C_{pd}$  | Power dissipation capacitance per flip-flop | Outputs enabled  | 59  | pF   |
|           |                                             | Outputs disabled | 46  |      |


## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.