
SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D - MARCH 1993 - REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, **Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

DB, DW, OR PW PACKAGE (TOP VIEW)



description

This 9-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\mathsf{CLKEN}}$ high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear (\overline{CLR}) input low causes the nine Q outputs to go low, independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. $\overline{\sf OE}$ does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC823A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS305D - MARCH 1993 - REVISED JUNE 1997

FUNCTION TABLE (each flip-flop)

		•	<u> </u>		
		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Х	Χ	L
L	Н	L	\uparrow	Н	Н
L	Н	L	\uparrow	L	L
L	Н	Н	Χ	Χ	Q_0
Н	X	Χ	X	X	Z




logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCAS305D - MARCH 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
ee Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): DB package	104°C/W
DW package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Cumplicusaltage	Supply voltage Operating		3.6	V
VCC	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	T	0.8	V
٧ _I	Input voltage	-	0	5.5	V
\/ -	Output voltage High or low state 3 state	0	VCC	V	
VO		3 state	0	5.5	v
la	$V_{CC} = 2.7 \text{ V}$	T	-12	A	
IOH	High-level output current	V _{CC} = 3 V		-24	mA
1	Lavidaval autorit avinant	V _{CC} = 2.7 V		12	A
IOL	Low-level output current	V _{CC} = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2				
\ \/a				2.7 V	2.2			V	
VOH		I _{OH} = -12 mA		3 V	2.4			V	
		I _{OH} = -24 mA		3 V	2.2				
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2		
VOL		I _{OL} = 12 mA I _{OL} = 24 mA		2.7 V			0.4	V	
				3 V			0.55		
lı		V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
l _{off}		V _I or V _O = 5.5 V		0			±10	μΑ	
loz		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
		$V_I = V_{CC}$ or GND	1- 0	3.6 V			10	4	
Icc		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$	IO = 0	3.6 V		10		μΑ	
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Control inputs		VI = VCC or GND		3.3 V	2.2.1/			pF	
Ci	Data inputs	AL = ACC OLGIND		3.3 V		4		рг	
Co		$V_O = V_{CC}$ or GND		3.3 V		7		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	MHz
	Pulse duration CLK high or low	CLR low	3.3		3.3		ns
t _W		CLK high or low	3.3		3.3		
		CLR inactive before CLK↑	1		1		ns
t _{su}	Setup time	Data before CLK↑	1.3		1.3		
		CLKEN low before CLK↑	1.8		1.8		
Ţ.,	Hold time Data after CLK CLKEN low after 0	Data after CLK↑	2	2			
th		CLKEN low after CLK↑	1.3		1.3		ns



SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D - MARCH 1993 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(1141 01)	(001F01)	MIN	MAX	MIN	MAX	
fmax			150		150		MHz
^t pd	CLK	Q	1.4	8		8.9	ns
	CLR		2.5	7.9		8.8	
t _{en}	ŌĒ	Q	1.6	7.2		8.3	ns
^t dis	Œ	Q	1.1	6		7.1	ns
^t sk(o)				1		•	ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST C	ONDITIONS	TYP	UNIT	
C . Power dissination conscitance per flip flep	Dower discination conscitance per flip flep	Outputs enabled	C _L = 0,	f = 10 MHz	59	pF
Cpd	C _{pd} Power dissipation capacitance per flip-flop	Outputs disabled			46	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLz and tpHz are the same as t_{dis}.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated