GND [

12

13 B8

SCAS303C - JANUARY 1993 - REVISED JANUARY 1997

EPIC™ (Enhanced-Performance Implanted **DB. DW. OR PW PACKAGE** (TOP VIEW) **CMOS) Submicron Process** Typical V_{OLP} (Output Ground Bounce) **CLKAB F** < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C SAB 1 2 23 CLKBA Typical V_{OHV} (Output V_{OH} Undershoot) 22 SBA > 2 V at V_{CC} = 3.3 V, T_A = 25°C 21 OEBA A1 **∏** 4 **Supports Mixed-Mode Signal Operation on** A2 **∏** 5 20 B1 All Ports (5-V Input/Output Voltage With АЗ П 6 19 **∏** B2 3.3-V V_{CC}) A4 **∏** 7 18 **∏** B3 A5 ∏ 8 17 **∏** B4 **Package Options Include Plastic** A6 ∏ 9 16∏ B5 Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) A7 **∏** 10 15**∏** B6 **Packages** A8 🛮 11 14 B7

description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC652A consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC652A.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN74LVC652A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated






Figure 1. Bus-Management Functions




SCAS303C - JANUARY 1993 - REVISED JANUARY 1997

FUNCTION TABLE

INPUTS						DATA	1/0†	OPERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION		
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation		
L	Н	\uparrow	\uparrow	X	Χ	Input	Input	Store A and B data		
Х	Н	1	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B		
Н	Н	1	↑	X ‡	Χ	Input	Output	Store A in both registers		
L	Х	H or L	↑	Х	Χ	Unspecified [‡]	Input	Hold A, store B		
L	L	1	\uparrow	X	X [‡]	Output Input Store B in b		Store B in both registers		
L	L	Х	Х	Х	L	Output Input Real-time B data to A		Real-time B data to A bus		
L	L	Χ	H or L	Χ	Н	Output Input Stored B data to		Stored B data to A bus		
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus		
Н	Н	H or L	Χ	Н	Χ	Input Output Stored A data		Stored A data to B bus		
Н	L	H or L	H or L	Н	Н	I Output Output I		Stored A data to B bus and stored B data to A bus		

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




[‡] Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered in order to load both registers.

logic diagram (positive logic)







SCAS303C - JANUARY 1993 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} Input voltage range, V _I : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V _O	0.0 1 10 100 1
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V-00	Operating		2	3.6	V	
VCC	Supply voltage	Data retention only	1.5		ľ	
VIH	High-level input voltage V _{CC} = 2.7 V to 3.6 V		2		V	
V _{IL}	Low-level input voltage V _{CC} = 2.7 V to 3.6 V			0.8	V	
٧ _I	Input voltage		0	5.5	V	
V/0	Output voltage	High or low state	0	VCC	-1 ∨ 1	
۷o	Output voltage	3 state	0	5.5		
lau	High-level output current	V _{CC} = 2.7 V	-12		mA	
ЮН	riigh-level output current	V _{CC} = 3 V		-24	4	
lai	Law law law a superit	V _{CC} = 2.7 V		12	mA	
IOL	Low-level output current		24	ША		
Δt/Δν	v Input transition rise or fall rate				ns/V	
TA	Operating free-air temperature				°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SCAS303C - JANUARY 1993 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	vcc	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	2.7 V to 3.6 V	V _{CC} -0.2			V	
\ \/ a · ·		Jour = 12 mA	2.7 V	2.2				
VOH		I _{OH} = -12 mA	3 V	2.4				
		$I_{OH} = -24 \text{ mA}$	3 V	2.2				
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2		
VOL		I _{OL} = 12 mA	2.7 V			0.4	V	
		I _{OL} = 24 mA	3 V			0.55		
l _l		V _I = 0 to 5.5 V	3.6 V			±5	μΑ	
l _{off}		V_I or $V_O = 5.5 V$	0			±10	μΑ	
loz [‡]		$V_0 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±10	μΑ	
Icc		V _I = V _{CC} or GND	261/		10			
		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}$ $I_0 = 0$	3.6 V	10			μΑ	
ΔlCC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V				pF	
C _{io}	C_{io} A or B ports $V_O = V_{CC}$ or GND		3.3 V				pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
			MAX	MIN	MAX	
fclock	Clock frequency					MHz
t _W	Pulse duration					ns
t _{su}	Setup time, data before CLK↑					ns
th	Hold time, data after CLK↑					ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO	V _{CC} =	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
f _{max}							MHz	
	A or B	B or A					ns	
^t pd	CLK	A or D						
	SAB or SBA	A or B						
t _{en}	ŌĒ	A or B					no	
^t dis	OE .	AUIB					ns	
^t en	OE	A or B						
^t dis	OE OE	A 01 B					ns	



[‡] For I/O ports, the parameter IOZ includes the input leakage current.


[§] This applies in the disabled state only.

SCAS303C - JANUARY 1993 - REVISED JANUARY 1997


operating characteristics, V_{CC} = 3.3 V, T_A = 25°C


PARAMETER			TEST CO	ONDITIONS	TYP	UNIT
<u> </u>	Dower discipation canacitance per transceiver	Outputs enabled	C. – 0	f = 10 MHz		pF
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 0, \qquad f = 10$	1 = 10 MHZ		рг


PARAMETER MEASUREMENT INFORMATION




TEST	S 1
tpd	Open
tPLZ/tPZL	6 V
tPHZ/tPZH	GND









VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLz and tpHz are the same as tdis.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated