
### SN74LVC543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299D - JANUARY 1993 - REVISED JULY 1997

- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

## DB, DW, OR PW PACKAGE (TOP VIEW)



#### description

This octal registered transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC543A contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses CEBA, LEBA, and OEBA.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC543A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SCAS299D - JANUARY 1993 - REVISED JULY 1997

#### **FUNCTION TABLE**†

	INPUTS					
CEAB	LEAB	OEAB	Α	В		
Н	Х	Х	Χ	Z		
Х	X	Н	Χ	Z		
L	Н	L	Χ	в <sub>0</sub> ‡		
L	L	L	L	L		
L	L	L	Н	Н		

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

## logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>‡</sup>Output level before the indicated steady-state input conditions were established

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see N	lote 1)	–0.5 V to 6.5 V
I/O ports (see Notes 1 a	and 2)	. $-0.5$ V to V <sub>CC</sub> + $0.5$ V
Voltage range applied to any output in the high-	impedance or power-off state, VO	
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V <sub>O</sub>	
(see Notes 1 and 2)		$0.5 V$ to $V_{CC} + 0.5 V$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		50 mA
Output clamp current, IOK (VO < 0 or VO > VCC	.)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ (	see Note 2)	±50 mA
Continuous current through V <sub>CC</sub> or GND		±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	DB package	104°C/W
	DW package	81°C/W
	PW package	120°C/W
Storage temperature range, T <sub>sta</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74LVC543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299D - JANUARY 1993 - REVISED JULY 1997

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Cupply voltage	Operating	2	3.6	V
Vcc	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
٧ <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ <sub>I</sub>	Input voltage		0	5.5	V
V	Output voltage High or lov	High or low state	0	VCC	V
۷o	Output voltage	3 state	0	5.5	V
la	High lavel output ourropt	$V_{CC} = 2.7 \text{ V}$		-12	mA
ЮН	High-level output current	V <sub>CC</sub> = 3 V		-24	IIIA
la.	$V_{CC} = 2.7 \text{ V}$	V <sub>CC</sub> = 2.7 V		12	A
IOL	Low-level output current V <sub>CC</sub> = 3 V			24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	CONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.7 V to 3.6 V	V <sub>CC</sub> -0.2			ı	
	40 mA		2.7 V	2.2			v		
VOH		I <sub>OH</sub> = -12 mA		3 V	2.4			v	
		I <sub>OH</sub> = -24 mA		3 V	2.2				
		I <sub>OL</sub> = 100 μA		2.7 V to 3.6 V			0.2		
VOL		I <sub>OL</sub> = 12 mA		2.7 V			0.4	V	
		I <sub>OL</sub> = 24 mA		3 V			0.55	55	
II		V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
l <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 5.5 V		0			±10	μΑ	
l <sub>OZ</sub> ‡		$V_{O} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
		V <sub>I</sub> = V <sub>CC</sub> or GND		0.01/		1			
Icc		3.6 V ≤ V <sub>I</sub> ≤ 5.5 V§	IO = 0	3.6 V			10	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4.5		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	·	3.3 V		7.5	, and the second	pF	

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↑ or CE↑	1.6		1.6		ns
t <sub>h</sub>	Hold time, data after LE↑ or CE↑	2.1		2.1		ns



For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This applies in the disabled state only.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	
	A or B B or A	1	7		8	ns	
<sup>t</sup> pd	LE	D OF A	1.2	8.5		9.5	115
,	ŌĒ	A or B	1.3	7.7		9.2	
<sup>t</sup> en	CE		1.3	8		9.3	ns
<sup>t</sup> dis	ŌĒ	A - :: D	1	7		7.5	
	CE	A or B	1	7		7.5	ns

## operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 0,	f = 10 MHz	49	pF
	Outputs disabled			6	ρг

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLz and tpHz are the same as tdis.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated