SN74LVC540A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS297E - JANUARY 1993 - REVISED JUNE 1997

20 🛛 V_{CC}

19 0E2

18 Y1

17 **1** Y2

16 Y3

15 **1** Y4

14 Y5

13 Y6

12 Y7

11 🛛 Y8

DB, DW, OR PW PACKAGE (TOP VIEW)

OE1

A1 🛛 2

A2 🛛 3

A3 **1**4

A4 🛛 5

A5 **1**6

A6 🛛 7

A7 **1**8

A8 9

GND **[**10

•	EPIC[™] (Enhanced-Performance Implanted	
	CMOS) Submicron Process	

- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC540A is ideal for driving bus lines or buffer memory address registers. The device features inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC540A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE								
	INPUTS		OUTPUT					
OE1	OE2	Α	Y					
L	L	L	Н					
L	L	Н	L					
Н	Х	Х	Z					
Х	Н	Х	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SN74LVC540A **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS


SCAS297E - JANUARY 1993 - REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
DW package	
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply voltage	Operating	2	3.6	V
Vcc	Supply voltage	Data retention only	1.5		v
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage High or low state 3 state	High or low state	0	VCC	V
		3 state	0	5.5	v
lau	High-level output current	$V_{CC} = 2.7 V$		-12	mA
ЮН	High-level output current	$V_{CC} = 3 V$		-24	IIIA
IOL	$V_{CC} = 2.7 V$			12	~^^
	Low-level output current	$V_{CC} = 3 V$		24	mA
ТĄ	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	Vcc	MIN	түр†	MAX	UNIT
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
Vau	lou - 12 mA		2.7 V	2.2			V
VOH	I _{OH} = -12 mA		3 V	2.4			v
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
VOL	I _{OL} = 12 mA		2.7 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
lı	V _I = 0 to 5.5 V		3.6 V			±5	μA
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
	$V_{I} = V_{CC} \text{ or } GND$	la – 0	3.6 V			10	
ICC	$3.6 V \le V_{I} \le 5.5 V^{\ddagger}$	IO = 0	3.0 V	1		10	μA
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		5.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This applies in the disabled state only.



SN74LVC540A **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS297E - JANUARY 1993 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
		(661-61)	MIN	MAX	MIN	MAX		
^t pd	А	Y	1.4	5.3		7.1	ns	
ten	OE	Y	1.1	6.6		8	ns	
^t dis	OE	Y	1.8	7.4		8.2	ns	
^t sk(o) [†]				1			ns	

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	$-C_{L}=0,$ f =	f = 10 MHz	31	рЕ
	Power dissipation capacitance per builen/driver	Outputs disabled			3	рг



0 6 V **S**1 O Open **500** Ω TEST **S1** From Output **Under Test** O GND Open tpd tPLZ/tPZL 6 V $C_1 = 50 \text{ pF}$ **500** Ω tPHZ/tPZH GND (see Note A) 2.7 V LOAD CIRCUIT 1.5 V **Timing Input** 0 V tw tsu th 2.7 V 2.7 V Input 1.5 V 1.5 V 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 2.7 V 2.7 V Output Input 1.5 V 1.5 V 1.5 V . 1.5 V Control 0 V 0 V ^tPHL ^tPLH Output – V_{OH} 3 V Waveform 1 Output 1.5 V 1.5 V .5 V S1 at 6 V V_{OL} + 0.3 V (see Note B) VOL VOL tPHL -- ^tPHZ ^tPLH K tPZH -Output ۷он ۷он Waveform 2 V_{OH} – 0.3 1.5 V 1.5 V 1.5 V Output S1 at GND ≈ 0 V - Vol (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated