


SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual negative-edge-triggered J-K flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The SN74LVC112A can perform as a toggle flip-flop by tying J and K high.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC112A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

| INPUTS | | | | | OUTPUTS | |
|-------------------------|-------------------------|-----|---|---|----------------|-----------------------|
| $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | CLK | J | K | Q | $\overline{\text{Q}}$ |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H [†] | H [†] |
| H | H | ↓ | L | L | Q_0 | $\overline{Q_0}$ |
| H | H | ↓ | H | L | H | L |
| H | H | ↓ | L | H | L | H |
| H | H | ↓ | H | H | Toggle | |
| H | H | H | X | X | Q_0 | $\overline{Q_0}$ |

[†] The output levels in this configuration may not meet the minimum levels for V_{OH} . Furthermore, this configuration is unstable; that is, it does not persist when either $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

The diagram shows a J-K flip-flop implemented using two 4:1 multiplexers and two D flip-flops. The inputs are J, K, PRE, and CLK. The outputs are Q and Q-bar. The circuit uses two 4:1 multiplexers to select between J and K based on the current state of Q and Q-bar. The outputs of the multiplexers are connected to the D inputs of two D flip-flops, which are clocked by CLK. The PRE input is connected to the clear inputs of both D flip-flops. The output of the first D flip-flop is Q, and the output of the second D flip-flop is Q-bar.

SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 6.5 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 6.5 V |
| Output voltage range, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V_{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): D package | 113°C/W |
| DB package | 131°C/W |
| PW package | 149°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT |
|--|---------------------------|-----|----------|------|
| V_{CC} Supply voltage | Operating | 2 | 3.6 | V |
| | Data retention only | 1.5 | | |
| V_{IH} High-level input voltage | $V_{CC} = 2.7$ V to 3.6 V | 2 | | V |
| V_{IL} Low-level input voltage | $V_{CC} = 2.7$ V to 3.6 V | | 0.8 | V |
| V_I Input voltage | | 0 | 5.5 | V |
| V_O Output voltage | | 0 | V_{CC} | V |
| I_{OH} High-level output current | $V_{CC} = 2.7$ V | | –12 | mA |
| | $V_{CC} = 3$ V | | –24 | |
| I_{OL} Low-level output current | $V_{CC} = 2.7$ V | | 12 | mA |
| | $V_{CC} = 3$ V | | 24 | |
| $\Delta t/\Delta v$ Input transition rise or fall rate | | 0 | 10 | ns/V |
| T_A Operating free-air temperature | | –40 | 85 | °C |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

WITH CLEAR AND PRESET

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|------------------|--|-----------------|----------------------|------|-----|------|
| V _{OH} | I _{OH} = -100 µA | 2.7 V to 3.6 V | V _{CC} -0.2 | | | V |
| | I _{OH} = -12 mA | 2.7 V | 2.2 | | | |
| | | 3 V | 2.4 | | | |
| | I _{OH} = -24 mA | 3 V | 2.2 | | | |
| V _{OL} | I _{OL} = 100 µA | 2.7 V to 3.6 V | 0.2 | | | V |
| | I _{OL} = 12 mA | 2.7 V | 0.4 | | | |
| | I _{OL} = 24 mA | 3 V | 0.55 | | | |
| I _I | V _I = 5.5 V or GND | 3.6 V | ±5 | | | µA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | 10 | | | µA |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | 500 | | | µA |
| C _i | V _I = V _{CC} or GND | 3.3 V | 4.5 | | | pF |

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | UNIT |
|--------------------|---------------------------------|---------------------|------------------------------------|-----|-------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | 0 | 150 | 0 | 150 | MHz |
| t _w | Pulse duration, CLK high or low | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time | Data before CLK↓ | 3.1 | | 2.3 | | ns |
| | | PRE or CLR inactive | 2.4 | | 1.1 | | |
| t _h | Hold time, data after CLK↓ | | 2.5 | | 0.7 | | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3.3 V ± 0.3 V | | | V _{CC} = 2.7 V | | UNIT |
|------------------|--|----------------------------|---------------------------------|-----|-----|-------------------------|-----|------|
| | | | MIN | TYP | MAX | MIN | MAX | |
| f _{max} | | | 150 | | | 150 | | MHz |
| t _{pd} | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ | Q or $\overline{\text{Q}}$ | 1 | 3.4 | 4.8 | 5.5 | | ns |
| | CLK | | 1 | 3.5 | 5.9 | 7.1 | | |

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|-----------------|---|---|-----|------|
| C _{pd} | Power dissipation capacitance per flip-flop | Outputs enabled C _L = 50 pF, f = 10 MHz | 24 | pF |




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC112A


DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.