SCAS279E - JANUARY 1993 - REVISED MARCH 1997


- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J)

description


These quadruple 2-input positive-NAND gates are designed for 2.7-V to 3.6-V V_{CC} operation. The 'LVC00A perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

SN54LVC00A . . . J OR W PACKAGE SN74LVC00A . . . D, DB, OR PW PACKAGE (TOP VIEW)



SN54LVC00A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54LVC00A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVC00A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Y
Н	Н	L
L	Χ	Н
Х	L	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS279E - JANUARY 1993 - REVISED MARCH 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2) .		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}(V_I < 0)$		–50 mA
Output clamp current, IOK (VO < 0 or VO > VCC))	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$.		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	D package	127°C/W
	DB package	158°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			SN54LVC00A		SN74L\	UNIT		
			MIN	MAX	MIN	MAX	UNII	
\/aa	Cumphyyoltogo	Operating	2	3.6	2	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		1.5		V	
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		V	
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	V	
٧ _I	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0	VCC	0	Vcc	V	
la	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	mA	
ЮН	r light-level output current	$V_{CC} = 3 V$		-24		-24	ША	
la.	I - I am land outside a surrent	V _{CC} = 2.7 V		12		12	mA	
lOL	Low-level output current	V _{CC} = 3 V		24		24	IIIA	
TA	Operating free-air temperature		– 55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS	vcc	SN54LVC00A			SN74LVC00A				
PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
Man.	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2				
	Ιου - 12 mΔ	2.7 V	2.2			2.2			V	
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4			V	
	I _{OH} = -24 mA	3 V	2.2			2.2				
	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2			0.2		
VoL	I _{OL} = 12 mA	2.7 V			0.4			0.4	V	
	I _{OL} = 24 mA	3 V			0.55			0.55		
lį	V _I = 5.5 V or GND	3.6 V			±5			±5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10			10	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ	
C _i	V _I = V _{CC} or GND	3.3 V		5			5		pF	

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN54L	VC00A			SN74L	VC00A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Υ	1	4.3		5.1	1	4.3		5.1	ns
tsk(o) ^{‡*}				1		·		1			ns

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.




[‡] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

SCAS279E - JANUARY 1993 - REVISED MARCH 1997

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS		
C _{pd}	Power dissipation capacitance per gate	C _L = 50 pF,	f = 10 MHz	9.5	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated