

SN74ALVC16901

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276 – NOVEMBER 1993 – REVISED MARCH 1994

- Member of the Texas Instruments **Widebus+™** Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Latch-Up Performance Exceeds 500 mA
- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit (dual-octal) noninverting registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The 'ALVC16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The 'ALVC16901 features independent clock (CLKAB or CLKBA), latch-enable (\overline{LEAB} or \overline{LEBA}), and dual 9-bit clock-enable ($\overline{CLKENAB}$ or $\overline{CLKENBA}$) inputs. It also provides parity-enable (\overline{SEL}) and parity-select (ODD/EVEN) inputs and separate error-signal (\overline{ERRA} or \overline{ERRB}) outputs for checking parity. The direction of data flow is controlled by \overline{OEAB} and \overline{OEBA} . When \overline{SEL} is low, the parity functions are enabled. When \overline{SEL} is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16901 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16901 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1CLKENAB}$	1	64	$\overline{1CLKENBA}$
\overline{LEAB}	2	63	\overline{LEBA}
\overline{CLKAB}	3	62	\overline{CLKBA}
$\overline{1ERRA}$	4	61	$\overline{1ERRB}$
$\overline{1APAR}$	5	60	$\overline{1BPAR}$
GND	6	59	GND
$\overline{1A1}$	7	58	$\overline{1B1}$
$\overline{1A2}$	8	57	$\overline{1B2}$
$\overline{1A3}$	9	56	$\overline{1B3}$
V_{CC}	10	55	V_{CC}
$\overline{1A4}$	11	54	$\overline{1B4}$
$\overline{1A5}$	12	53	$\overline{1B5}$
$\overline{1A6}$	13	52	$\overline{1B6}$
GND	14	51	GND
$\overline{1A7}$	15	50	$\overline{1B7}$
$\overline{1A8}$	16	49	$\overline{1B8}$
$\overline{2A1}$	17	48	$\overline{2B1}$
$\overline{2A2}$	18	47	$\overline{2B2}$
GND	19	46	GND
$\overline{2A3}$	20	45	$\overline{2B3}$
$\overline{2A4}$	21	44	$\overline{2B4}$
$\overline{2A5}$	22	43	$\overline{2B5}$
V_{CC}	23	42	V_{CC}
$\overline{2A6}$	24	41	$\overline{2B6}$
$\overline{2A7}$	25	40	$\overline{2B7}$
$\overline{2A8}$	26	39	$\overline{2B8}$
GND	27	38	GND
$\overline{2APAR}$	28	37	$\overline{2BPAR}$
$\overline{2ERRA}$	29	36	$\overline{2ERRB}$
\overline{OEAB}	30	35	\overline{OEBA}
\overline{SEL}	31	34	ODD/EVEN
$\overline{2CLKENAB}$	32	33	$\overline{2CLKENBA}$

PRODUCT PREVIEW

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16901

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276 – NOVEMBER 1993 – REVISED MARCH 1994

block diagram



FUNCTION TABLE†

INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	L	H	X	B ₀ §

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

PRODUCT PREVIEW

PARITY-ENABLE FUNCTION TABLE

INPUTS			OPERATION OR FUNCTION	
SEL	OEBA	OEAB		
L	H	L	Parity is checked on port A and is generated on port B	
L	L	H	Parity is checked on port B and is generated on port A	
L	H	H	Parity is checked on port B and port A	
L	L	L	Parity is generated on port A and B if device is in FF mode	
H	L	L	Parity functions are disabled, device acts as a standard 18-bit registered transceiver	QA data to B, QB data to A
H	L	H		QB data to A
H	H	L		QA data to B
H	H	H		Isolation

PARITY FUNCTION TABLE

INPUTS								OUTPUTS			
SEL	$\overline{\text{OEBA}}$	$\overline{\text{OEAB}}$	ODD/EVEN	Σ OF INPUTS A1 – A8 = H	Σ OF INPUTS B1 – B8 = H	APAR	BPAR	APAR	$\overline{\text{ERRA}}$	BPAR	$\overline{\text{ERRB}}$
L	H	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	H	L	Z
L	H	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	H	Z
L	H	L	L	0, 2, 4, 6, 8	N/A	H	N/A	N/A	L	L	Z
L	H	L	L	1, 3, 5, 7	N/A	H	N/A	N/A	H	H	Z
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	H
L	L	H	L	N/A	1, 3, 5, 7	N/A	L	H	Z	N/A	L
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	H	L	Z	N/A	L
L	L	H	L	N/A	1, 3, 5, 7	N/A	H	H	Z	N/A	H
L	H	L	H	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	H	Z
L	H	L	H	1, 3, 5, 7	N/A	L	N/A	N/A	H	L	Z
L	H	L	H	0, 2, 4, 6, 8	N/A	H	N/A	N/A	H	H	Z
L	H	L	H	1, 3, 5, 7	N/A	H	N/A	N/A	L	L	Z
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	L	H	Z	N/A	L
L	L	H	H	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	H
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	H	L	Z	N/A	H
L	L	H	H	N/A	1, 3, 5, 7	N/A	H	H	Z	N/A	L
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	H	Z	H
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	L	Z	L
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	H	Z	H
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	H	Z	H
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	H	Z	H
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z
L	L	L	H	N/A	N/A	N/A	N/A	PO‡	Z	PO‡	Z

† Parity output is set to the level so that the specific bus side is set to even parity.

‡ Parity output is set to the level so that the specific bus side is set to odd parity.

PRODUCT PREVIEW

SN74ALVC16901

18-BIT UNIVERSAL BUS TRANSCEIVER

WITH PARITY GENERATORS/CHECKERS

SCAS276 – NOVEMBER 1993 – REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to 4.6 V
Input voltage range, V_I (I/O ports) (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND pins	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	1 W
DL package	1.4 W
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.

recommended operating conditions

				MIN	MAX	UNIT
V _{CC}	Supply voltage			2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V			0.8	V
V _I	Input voltage			0	V _{CC}	V
V _O	Output voltage			0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V			−12	mA
		V _{CC} = 3 V			−24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V			12	mA
		V _{CC} = 3 V			24	
Δt/Δv	Input transition rise or fall rate			0	5	ns/V
T _A	Operating free-air temperature			−40	85	°C

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}^{\dagger}	MIN	TYP	MAX	UNIT
V_{IK}		$I_I = -18 \text{ mA}$	2.7 V			-1.2	V
V_{OH}		$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
			3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2			
V_{OL}		$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4	
		$I_{OL} = 24 \text{ mA}$	3 V			0.55	
I_I	Control pins	$V_I = V_{CC}$ or GND	3.6 V			± 5	μA
$I_I(\text{hold})$	Data I/Os	$V_I = 0.8 \text{ V}$	3 V	75			μA
		$V_I = 2 \text{ V}$		-75			
I_{OZ}^{\ddagger}		$V_O = V_{CC}$ or GND	3.6 V			± 10	μA
I_{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μA
ΔI_{CC}		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND				750	μA
C_i	Control inputs	$V_I = V_{CC}$ or GND	3.3 V				pF
C_{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V				pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.