### SN74ALVC16843 18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS275 – JANUARY 1993 – REVISED MARCH 1994

	00A0273	0/110/1	RT 1993 – REVIS
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>		or dl f (top vi	PACKAGE EW)
<ul> <li>EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>	1 <u>CLR</u> [ 10E [		56 ] 1LE 55 ] 1PRE
<ul> <li>Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater</li> </ul>	1Q1 [ GND [	3 4	54 ] 1D1 53 ] GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Q2   1Q3   V <sub>CC</sub>	6	52 1D2 51 1D3 50 V <sub>CC</sub>
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Q4 [ 1Q5 [	8 9	49 1D4 48 1D5
<ul> <li>Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	1Q6   GND [ 1Q7 [	11	47 1D6 46 GND 45 1D7
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	1Q8 [ 1Q9 [ 2Q1 [ 2Q2 [	14 15	44 ] 1D8 43 ] 1D9 42 ] 2D1 41 ] 2D2
description	2Q3 [	17	40 2D3
This 18-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V $V_{CC}$ operation.	GND [ 2Q4 [ 2Q5 [	19	39 GND 38 2D4 37 2D5
The SN74ALVC16843 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.	2Q6 [ V <sub>CC</sub> [ 2Q7 [ 2Q8 [ GND [	22 23 24	36 2D6 35 V <sub>CC</sub> 34 2D7 33 2D8 32 GND
The SN74ALVC16843 can be used as two 9-bit latches or one 18-bit latch. The eighteen latches	2Q9 [ 2OE [	26	31 2D9 30 2PRE

latches or one 18-bit latch. The eighteen latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

data at its outputs.
A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

2CLR

28

The output-enable ( $\overline{OE}$ ) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16843 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16843 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



2LE

29

## SN74ALVC16843 18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS275 - JANUARY 1993 - REVISED MARCH 1994

### logic diagram (positive logic)



## FUNCTION TABLE (each 9-bit latch)

(each 9-bit latch)					
	INPUTS				OUTPUT
PRE	CLR	OE	LE	D	Q
L	Х	L	Х	Х	Н
н	L	L	Х	Х	L
н	н	L	н	L	L
н	н	L	н	Н	н
н	н	L	L	Х	Q <sub>0</sub>
Х	Х	Н	Х	Х	Z

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 4.6 V
Output voltage range, VO (see Notes 1 and 2)	. $-0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package .	1 W
DL package	1.4 W
Storage temperature range	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

#### recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
$\vee_{I}$	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
	High-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$	$V_{CC} = 2.7 V$		-12	mA
ЮН		$V_{CC} = 3 V$		-24	ША
	Low lovel output current	$V_{CC} = 2.7 V$		12	mA
IOL	Low-level output current V <sub>CC</sub> = 3 V		24	IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C



# SN74ALVC16843 **18-BIT BUS-INTERFACE D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCAS275 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc <sup>†</sup>	MIN MAX	UNIT
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2	v
VOH	10 12 mA	2.7 V	2.2	
	$I_{OH} = -12 \text{ mA}$	3 V	2.4	
	$I_{OH} = -24 \text{ mA}$	3 V	2	
	I <sub>OL</sub> = 100 μA	MIN to MAX	0.2	
VOL	I <sub>OL</sub> = 12 mA	2.7 V		V
	I <sub>OL</sub> = 24 mA	3 V	0.55	
Ц	$V_I = V_{CC}$ or GND	3.6 V	±5	μA
ha in	V <sub>I</sub> = 0.8 V	3 V	75	μΑ
l(hold)	$V_{I} = 2 V$	3 V	-75	
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	3.6 V	±10	μA
ICC	$V_{I} = V_{CC} \text{ or } GND,$ $I_{O} = 0$	3.6 V	40	μA
∆ICC	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND		750	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		pF
Co	$V_{O} = V_{CC}$ or GND	3.3 V		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated