SN74ALVC16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS270 - JANUARY 1993 - REVISED MARCH 1994

		30A3270 - JANUART 1993 - REVISED N
	 Member of the Texas Instruments Widebus[™] Family 	DGG OR DL PACKAGE (TOP VIEW)
	 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1 <u>CLR</u> 1 56 1CLK 1 <u>OE</u> 2 55 1CLKEN
	 Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater 	1Q1 [3 54] 1D1 GND [4 53] GND 1Q2 [5 52] 1D2
	 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	$1Q2 [15 52] 1D2 1Q3 [16 51] 1D3 V_{CC} [17 50] V_{CC}$
	 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Q4 🛛 8 49 🗍 1D4 1Q5 🗍 9 48 🗍 1D5
	 Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1Q6 10 47 1106 GND 11 46 GND 1Q7 12 45 1107
	 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	1Q8
description		2Q2 16 41 2D2 2Q3 17 40 2D3 GND 18 39 GND
	This 18-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.	2Q4 [19 38] 2D4 2Q5 [20 37] 2D5
	The SN74ALVC16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly	2Q6 21 36 2D6 V _{CC} 22 35 V _{CC} 2Q7 23 34 2D7
	suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.	2Q8 24 33 2D8 GND 25 32 GND 2Q9 26 31 2D9

The SN74ALVC16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALVC16823 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16823 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



30 2CLKEN

2CLK

29

27

SN74ALVC16823 **18-BIT BUS-INTERFACE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCAS270 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE (each 9-bit flip-flop)					
	INPUTS				OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Х	Х	L
L	Н	L	\uparrow	Н	Н
L	Н	L	\uparrow	L	L
L	н	L	L	Х	Q ₀
L	н	Н	Х	Х	Q ₀
н	Х	Х	Х	Х	Z

logic symbol[†]

2 1<mark>0E</mark> EN1 1 Γ R2 1CLR 55 G3 1CLKEN 56 1CLK > 3C4 27 2**0E** EN5 28 2CLR R6 30 2CLKEN G7 29 2CLK > 7C8 54 3 4D 1Q1 1D1 **1, 2** ∇ 52 5 1D2 1Q2 51 6 1D3 1Q3 49 8 1D4 1Q4 48 9 1D5 1Q5 47 10 1D6 1Q6 12 45 1D7 1Q7 44 13 1D8 1Q8 43 14 1D9 1Q9 42 15 2D1 8D 2Q1 5,6 🗸 41 16 2D2 2Q2 17 40 2D3 2Q3 38 19 2D4 2Q4 37 20 2D5 2Q5 36 21 2D6 2Q6 34 23 2D7 2Q7 33 24 2D8 2Q8 31 25 2D9 2Q9

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Eight Other Channels





SN74ALVC16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS270 - JANUARY 1993 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, Vo (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
	High-level output current	$V_{CC} = 2.7 V$		-12	mA
ЮН		V _{CC} = 3 V		-24	
	Low-level output current	$V_{CC} = 2.7 V$		12	mA
IOL		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C



SN74ALVC16823 **18-BIT BUS-INTERFACE FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS270 – JANUARY 1993 – REVISED MARCH 1994

PARAMETER	TEST CONDITIONS	V _{CC} †	MIN MAX	UNIT	
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		
\/	10	2.7 V	2.2	V	
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2]	
	l _{OL} = 100 μA	MIN to MAX	0.2	V	
VOL	I _{OL} = 12 mA	2.7 V	0.4		
	I _{OL} = 24 mA	3 V	0.55		
lj	$V_I = V_{CC} \text{ or } GND$	3.6 V	±5	μΑ	
4.4.5	V _I = 0.8 V	21/	75		
l(hold)	$V_{I} = 2 V$	3 V	-75	μA	
IOZ	$V_{O} = V_{CC}$ or GND	3.6 V	±10	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND,$ $I_{O} = 0$	3.6 V	40	μΑ	
ΔI_{CC}	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		750	μΑ	
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		pF	
Co	$V_{O} = V_{CC}$ or GND	3.3 V		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated