SN74ALVC16820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS SCAS268 – MARCH 1993 – REVISED MARCH 1994

	SCAS268 – MARCH 1993 – REVIS
 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	10E 1 56] CLK
 Supports Unregulated Battery Operation Down to 2.7 V 	1Q2 3 54 NC
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	2Q1 5 52 D2
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	TOP VIEW)Performance Implanted $1 \overrightarrow{OE} = \begin{bmatrix} 1 & 56 \\ 2 & 55 \end{bmatrix} CLK$ Process $1 \overrightarrow{Q1} = \begin{bmatrix} 2 & 55 \\ 2 & 55 \end{bmatrix} D1$ ted Battery Operation $1 \overrightarrow{Q2} = \begin{bmatrix} 3 & 54 \\ 3 & 54 \end{bmatrix} NC$ ut Ground Bounce) $2 \overrightarrow{Q1} = \begin{bmatrix} 5 & 52 \\ 5 & 2 \end{bmatrix} D2$ V, $T_A = 25^{\circ}C$ $2 \overrightarrow{Q2} = \begin{bmatrix} 6 & 51 \\ 8 & 49 \end{bmatrix} D3$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 7 & 50 \\ 7 & 50 \end{bmatrix} V_{CC}$ v, $T_A = 25^{\circ}C$ $3 \overrightarrow{Q1} = \begin{bmatrix} 8 & 49 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 7 & 50 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 48 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 48 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 48 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 48 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 48 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 41 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $V_{CC} = \begin{bmatrix} 1 & 41 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $4 \overrightarrow{Q2} = \begin{bmatrix} 1 & 44 \\ 10 & 47 \end{bmatrix} D4$ out VOH Undershoot) $4 \overrightarrow{Q2} = \begin{bmatrix} 1 & 44 \\ 10 & 47 \end{bmatrix} D4$ out Out Plastic 300-mil $4 \overrightarrow{Q2} = \begin{bmatrix} 16 & 41 \\ 10 & 47 \end{bmatrix} D5$ out QUE VARAUE $3 \overrightarrow{Q2} = \begin{bmatrix} 1 & 46 \\ 10 & 7 \end{bmatrix} D7$ operation. $7 \overrightarrow{Q2} = \begin{bmatrix} 19 & 38 \\ 10 & 7 \end{bmatrix} D8$ operation. $7 \overrightarrow{Q2} = \begin{bmatrix} 23 & 34 \\ 10 & 9 \end{bmatrix} D9$ out CLK input, the device $V_{CC} = \begin{bmatrix} 22 & 35 \\ 23 & 34 \end{bmatrix} D9$ out CLK input, the device $V_{CC} = \begin{bmatrix} 23 & 34 \\ 23 & 34 \end{bmatrix} D9$
 Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	4Q1 🛛 10 47 🗍 D4
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 	4Q2 [] 12 45 [] NC 5Q1 [] 13 44 [] D5
Small-Outline (DGG) Packages description	6Q1 🛛 15 42 🗍 D6
This 10-bit flip-flop is designed specifically for	7Q1 17 40 D7
low-voltage 3.3-V V _{CC} operation. The flip-flops of the SN74ALVC16820 are	8Q1 🛛 20 37 🗍 D8
edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.	V _{CC} 22 35 V _{CC}
A buffered output enable $\overline{(\overline{OE})}$ input can be used	E

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

erface or pullup components.	
e output-enable (OE) input does not affect the internal operation of the flip-flops. Old data can be retain	ed
new data can be entered while the outputs are in the high-impedance state.	

GND 25

10Q1 **2**6

10Q2 127

20E 28

32 GND

31 D10

30 NC

29 🛛 NC

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16820 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16820 is characterized for operation from -40° C to 85° C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SN74ALVC16820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS SCAS268 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE (each flip-flop)							
	INPUTS	OUTPUT					
OE _n †	CLK	D	Q _n †				
L	\uparrow	Н	Н				
L	\uparrow	L	L				
L	L	Х	Q ₀				
Н	Х	Х	z				
† n = 1, 2	2						

logic diagram (positive logic)



To Nine Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):	DGG package 1 W
	DL package 1.4 W
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage VC	CC = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage VC	CC = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
	High-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$	CC = 2.7 V		-12	mA
ЮН		CC = 3 V		-24	ША
$V_{CC} = 2.7 V$		CC = 2.7 V		12	mA
IOL	Low-level output current $V_{CC} = 3 V$			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc} †	MIN	TYP MAX	UNIT	
V	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
	lou - 12 mA	2.7 V	2.2		v	
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2			
	l _{OL} = 100 μA	MIN to MAX		0.2		
VOL	I _{OL} = 12 mA	2.7 V		0.4	V	
	I _{OL} = 24 mA	3 V		0.55	1	
lj	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μΑ	
	V _I = 0.8 V	3 V	75			
^I I(hold)	V ₁ = 2 V	3 V	-75		μA	
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μΑ	
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V		40	μΑ	
Δ ICC	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND			750	μΑ	
Ci	V _I = V _{CC} or GND	3.3 V		4	рF	
Co	$V_{O} = V_{CC}$ or GND	3.3 V		6	pF	

⁺ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = ± 0.1				V V _{CC} = 2.7 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f _{clock} Clock frequency		0	150	0	150	0	150	MHz
tw	tw Pulse duration, CLK high or low								ns
t _{su}	Setup time, data before CLK↑	High or low	0.8		1				ns
t _h	Hold time, data after $CLK\uparrow$	High or low	2		2				ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V _{CC} = 3.3 V ± 0.15 V	V _{CC} = 3.3 V ± 0.3 V	V _{CC} = 2.7 V	UNIT
	(INFOT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	
fmax			150	150	150	MHz
^t PLH	CLK	CLK Q	4	4.5		ns
^t PHL		Ŷ	4	4.5		115
^t PZH	ŌĒ	Q	5	5.7		ns
tPZL		OE Q	5	5.7		115
^t PHZ	OE	Q	4.5	4.5		ns
^t PLZ		Ŷ	4.5	4.5		115

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated