SN74ALVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE (TOP VIEW)

1DIR

1CLKAB **1**2

1SAB 🛮 3

2SAB 👖 26

28

2CLKAB **1** 27

2DIR [

GND [4

SCAS265 - JANUARY 1993 - REVISED MARCH 1994

56 1 1 OE

54**∏** 1SBA

53 | GND

55 1 1CLKBA

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **Designed to Facilitate Incident-Wave** Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 V at V_{CC} = 3.3 V, T_A = 25^{\circ}C$
- Bus-Hold On Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVC16646.

Output-enable (OE) and direction-control (DIR)

inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either

52 1B1 1A1 🛮 1A2 **∏** 6 51**∏** 1B2 50∏ V_{CC} V_{CC} 1A3 🛮 8 49**∏** 1B3 1A4 🛮 9 48**∏** 1B4 47 1B5 1A5 🛮 10 GND [] 11 46 ∏ GND 45**∏** 1B6 1A6 **∏** 12 44 1 1B7 1A7 🛮 13 1A8 🛮 14 43 1B8 2A1 Π 15 42**∏** 2B1 41 **∏** 2B2 2A2 | I 16 2A3 **∏** 17 40 **1** 2B3 GND **1** 18 39 | GND 38**∏** 2B4 2A4 🛮 19 2A5 🛮 20 37 T 2B5 2A6 **∏** 21 36**∏** 2B6 35 [] V_{CC} V_{CC} [] 22 2A7 🛮 23 34**∏** 2B7 2A8 **∏** 24 33**∏** 2B8 GND **1** 25 32 | GND

31 1 2SBA

30 1 2CLKBA 29 20E

register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN74ALVC16646 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16646 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.







Figure 1. Bus-Management Functions

TO A AND/OR B

A, B, OR A AND B




logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





To Seven Other Channels

SN74ALVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS265 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE

INPUTS					DATA I/Os		OPERATION OR FUNCTION	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
Х	Х	1	Χ	Х	Χ	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	Х	1	X	Χ	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	1	↑	Х	Χ	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

[†] The data output functions may be enabled or disabled by various signals at the $\overline{\sf OE}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 4.6 V
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG	package 1 W
DL pa	ackage 1.4 W
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

recommended operating conditions

			MIN	MAX	UNIT	
VCC	Supply voltage	2.7	3.6	V		
٧ _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V	
٧ _I	Input voltage	-	0	Vcc	V	
٧o	Output voltage		0	VCC	V	
ЮН	I Each level autout aumant	V _{CC} = 2.7 V		-12	mA	
	High-level output current	V _{CC} = 3 V		-24		
l _{OL}	Low lovel output ourrest	V _{CC} = 2.7 V		12	mA	
	Low-level output current	V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate	-	0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	



SN74ALVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS265 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	v _{cc} †	MIN	MAX	UNIT	
VOH		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.	2		
		I _{OH} = -12 mA	2.7 V	2.2		V	
		IOH = - 12 IIIA	3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2			
VOL		$I_{OL} = 100 \mu\text{A}$	MIN to MAX	MIN to MAX			
		I _{OL} = 12 mA	2.7 V		0.4	V	
		I _{OL} = 24 mA	3 V		0.55		
lį		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ	
lia in	Data I/Os	V _I = 0.8 V	3 V	75		μΑ	
l(hold)		V _I = 2 V] 3 v	-75			
loz‡		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ	
ΔICC		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND			750	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V			pF	
Cio	A or B ports	V _O = V _{CC} or GND	3.3 V			pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated