

SN74ALVC16501

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and $\overline{\text{OEBA}}$ is active low).

The SN74ALVC16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16501 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

| | | | |
|--------------------------|----|----|----------|
| OEAB | 1 | 56 | GND |
| LEAB | 2 | 55 | CLKAB |
| A1 | 3 | 54 | B1 |
| GND | 4 | 53 | GND |
| A2 | 5 | 52 | B2 |
| A3 | 6 | 51 | B3 |
| V_{CC} | 7 | 50 | V_{CC} |
| A4 | 8 | 49 | B4 |
| A5 | 9 | 48 | B5 |
| A6 | 10 | 47 | B6 |
| GND | 11 | 46 | GND |
| A7 | 12 | 45 | B7 |
| A8 | 13 | 44 | B8 |
| A9 | 14 | 43 | B9 |
| A10 | 15 | 42 | B10 |
| A11 | 16 | 41 | B11 |
| A12 | 17 | 40 | B12 |
| GND | 18 | 39 | GND |
| A13 | 19 | 38 | B13 |
| A14 | 20 | 37 | B14 |
| A15 | 21 | 36 | B15 |
| V_{CC} | 22 | 35 | V_{CC} |
| A16 | 23 | 34 | B16 |
| A17 | 24 | 33 | B17 |
| GND | 25 | 32 | GND |
| A18 | 26 | 31 | B18 |
| $\overline{\text{OEBA}}$ | 27 | 30 | CLKBA |
| LEBA | 28 | 29 | GND |

PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN74ALVC16501

18-BIT UNIVERSAL BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

FUNCTION TABLE†

| INPUTS | | | | OUTPUT |
|--------|------|-------|---|------------------|
| OEAB | LEAB | CLKAB | A | B |
| L | X | X | X | Z |
| H | H | X | L | L |
| H | H | X | H | H |
| H | L | ↑ | L | L |
| H | L | ↑ | H | H |
| H | L | H | X | B ₀ ‡ |
| H | L | L | X | B ₀ § |

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.


PRODUCT PREVIEW



SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVC16501

18-BIT UNIVERSAL BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I (except I/O ports) (see Note 1) | –0.5 V to 4.6 V |
| Input voltage range, V_I (I/O ports) (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V_{CC} or GND | ±100 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package | 1 W |
| DL package | 1.4 W |
| Storage temperature range | –65°C to 150°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

SN74ALVC16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS261 – JANUARY 1993 – REVISED MARCH 1994

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|---|-----|----------|------|
| V_{CC} | Supply voltage | | 2.7 | 3.6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ | 2 | | V |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ | | 0.8 | V |
| V_I | Input voltage | | 0 | V_{CC} | V |
| V_O | Output voltage | | 0 | V_{CC} | V |
| I_{OH} | High-level output current | $V_{CC} = 2.7\text{ V}$ | | –12 | mA |
| | | $V_{CC} = 3\text{ V}$ | | –24 | |
| I_{OL} | Low-level output current | $V_{CC} = 2.7\text{ V}$ | | 12 | mA |
| | | $V_{CC} = 3\text{ V}$ | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | 0 | 10 | ns/V |
| T_A | Operating free-air temperature | | –40 | 85 | °C |

NOTE 4: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} [†] | MIN | MAX | UNIT |
|------------------------------|----------------|--|------------------------------|-----------------------|-----|------|
| V _{OH} | | I _{OH} = −100 μA | MIN to MAX | V _{CC} − 0.2 | | V |
| | | I _{OH} = −12 mA | 2.7 V | 2.2 | | |
| | | | 3 V | 2.4 | | |
| | | I _{OH} = −24 mA | 3 V | 2 | | |
| V _{OL} | | I _{OL} = 100 μA | MIN to MAX | 0.2 | | V |
| | | I _{OL} = 12 mA | 2.7 V | 0.4 | | |
| | | I _{OL} = 24 mA | 3 V | 0.55 | | |
| I _I | | V _I = V _{CC} or GND | 3.6 V | ±5 | | μA |
| I _{OZ} [‡] | | V _O = V _{CC} or GND | 3.6 V | ±10 | | μA |
| I _{CC} | | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | 40 | | μA |
| ΔI _{CC} | | V _{CC} = 3 V to 3.6 V, One input at V _{CC} − 0.6 V, Other inputs at V _{CC} or GND | | 750 | | μA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | | | pF |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | | | pF |

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.