SN74ALVC16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS260 – JANUARY 1993 – REVISED MARCH 1994

 Member of the Texas Instruments Widebus[™] Family 	DGG OR DL PACKAGE (TOP VIEW)	
 UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode 	OEAB 1 LEAB 2 A1 3	F
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	GND [] 4 A2 [] 5 A3 [] 6	52 B2
 Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater 	V _{CC} [7 A4 [8 A5 [9	50 V _{CC} 49 B4
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	A6 [10 GND [11	47 B6
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	A7 0 12 A8 0 13	E
 Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A9 [] 14 A10 [] 15 A11 [] 16	42 🛛 B10
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	A12 [] 17 GND [] 18 A13 [] 19	39 GND 38 B13
description	A14 20 A15 21	36 B15
This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V _{CC} operation.	V _{CC} [22 A16 [23 A17 [24	34 🛛 B16
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable	GND 25 A18 26	32 🛛 GND

PRODUCT PREVIEW

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and OEBA is active low).

The SN74ALVC16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16500 is characterized for operation from -40° C to 85° C.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

(LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device

operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the

high-impedance state.



30 CLKBA

GND

29

OEBA

LEBA

27

28

SN74ALVC16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS260 - JANUARY 1993 - REVISED MARCH 1994

FUNCTION TABLE [†]				
INPUTS			OUTPUT	
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	х	Z
н	Н	Х	L	L
н	Н	Х	Н	Н
н	L	\downarrow	L	L
н	L	\downarrow	н	н
н	L	н	Х	в ₀ ‡
Н	L	L	X	в ₀ ‡ в ₀ §

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVC16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS260 - JANUARY 1993 - REVISED MARCH 1994

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0.5 V to 4.6 V
Input voltage range, V ₁ (except I/O ports) (see Note 1)0.5 V to 4.6 V
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)0.5 V to V _{CC} + 0.5 V
Output voltage range, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC}) \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package
DL package 1.4 W
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.



recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage			3.6	V
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 V$ to 3.6 V		0.8	V
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
юн	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
IOL	Low-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$	$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	v _{cc} †	MIN MAX	UNIT	
VOH		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		
		10.1 - 12 mA	2.7 V	2.2	v	
		$I_{OH} = -12 \text{ mA}$	3 V	2.4		
		$I_{OH} = -24 \text{ mA}$	3 V	2		
		I _{OL} = 100 μA	MIN to MAX	0.2	v	
VOL		I _{OL} = 12 mA	2.7 V	0.4		
		I _{OL} = 24 mA	3 V	0.55		
կ		$V_{I} = V_{CC}$ or GND	3.6 V	±5	μA	
	I(hold) Data I/Os	$V_{I} = 0.8 V$	3 V	75	μA	
l(hold)		$V_{I} = 2 V$	3 V	-75		
loz‡		$V_{O} = V_{CC}$ or GND	3.6 V	±10	μA	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V	40	μA	
∆ICC		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		750	μA	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		pF	
Cio	A or B ports	$V_{O} = V_{CC} \text{ or } GND$	3.3 V		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated