#### SN74ALVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE

(TOP VIEW)

10E L

1Q1 <u>| 1</u>2

1Q2 🛮 3

GND 4

1Q3 🛮 5

1Q4 **[**]6

V<sub>CC</sub> **[**]7

1Q5 🛮 8

1Q6 🛮 9

GND II 10

1Q7 **[**] 11

1Q8 🛮 12

2Q1 **1**13

2Q2 **[**] 14

GND [] 15

2Q3 🛮 16

2Q4 **[**] 17

V<sub>CC</sub> [] 18

2Q5 🛮 19

2Q6 🛮 20

GND 21

2Q7 []22

2Q8 [] 23

20E [ 24

SCAS257A - JANUARY 1993 - REVISED MAY 1995

48 1 1LE

47∐ 1D1

46 1 1D2

45 GND

44**∐** 1D3

43 1D4

42 🛮 V<sub>CC</sub>

41 1D5

40 D6

39 | GND

38 1 1D7

37 🛮 1D8

36 2D1

35 | 2D2

34 | GND

33 D3

32 2D4

31 V<sub>CC</sub>

30 2D5

29 2D6

28 GND

27 2D7

26 2D8

25 🛮 2LE

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2 V at V_{CC} = 3.3 V, T_A = 25^{\circ}C$
- Bus Hold On Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-833C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit transparent D-type latch is designed for 3.3-V V<sub>CC</sub> operation; it is tested at 2.5-V, 2.7-V, and 3.3-V V<sub>CC</sub>.

The SN74ALVC16373 is particularly suitable for implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high-or low-logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16373 is characterized for operation from −40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



### FUNCTION TABLE (each 8-bit section)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	Z

#### logic symbol†




## † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



To Seven Other Channels



SCAS257A - JANUARY 1993 - REVISED MAY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ Input voltage range, $V_{I}$ (see Note 1) Output voltage range, $V_{O}$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_{I}$ < 0) Output clamp current, $I_{OK}$ ( $V_{O}$ < 0 or $V_{O}$ > $V_{CC}$ ) Continuous output current, $I_{O}$ ( $V_{O}$ = 0 to $V_{CC}$ )	0.5 V to 4.6 V 0.5 V to V <sub>CC</sub> + 0.5 V 50 mA ±50 mA
Continuous current through V <sub>CC</sub> or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG packa	· ·
, ,	e 1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		2.3	3.6	V
	High level input voltage		1.7		V
VIΗ	nign-ievei input voitage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			V
V	$V_{CC} = 2.3 \text{ V}$ to 2.7 V			0.7	V
VIL.	High-level input voltage  Low-level input voltage  Input voltage  Output voltage  High-level output current  Low-level output current  Input transition rise or fall rate	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-12	
IОН	High-level output current $V_{CC} = 2.7 \text{ V}$		-12	mA	
VIH VIL VI VO IOH  LOL  Δt/Δv		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 2.3 V		12	
lOL	Low-level output current V <sub>CC</sub> = 2.7 V			12	mA
			24		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused or floating control pins must be held high or low.



#### **SN74ALVC16373** 16-BIT TRANSPARENT D-TYPE LATCH **WITH 3-STATE OUTPUTS**

SCAS257A - JANUARY 1993 - REVISED MAY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COM	IDITIONS	+	$T_A = -40^{\circ}C$ to $85^{\circ}C$		85°C	UNIT
PARAMETER	IEST CON	DITIONS	VCCT         MIN TYP MAX           MIN to MAX         VCC-0.2           2.3 V         2           2.7 V         2.2           3 V         2.4           3 V         2           MIN to MAX         0.2           2.3 V         0.4           2.3 V         0.7           2.7 V         0.4           3 V         0.55           3.6 V         ±5           3 V         -45           3 V         -75           3.6 V         ±500           3.6 V         ±10           3.6 V         40	MAX	UNII		
	I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.	2		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	2			
VOH	$I_{OH} = -12 \text{ mA}$	V <sub>IH</sub> = 2 V	2.7 V	2.2			V
	I <sub>OH</sub> = -100 μA						
	I <sub>OH</sub> = -24 mA	V <sub>IH</sub> = 2 V	3 V	2			
	I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	
$VOH \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	2.3 V			0.4			
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 mA	2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 mA	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA	V <sub>IL</sub> = 0.8 mA	3 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		-	±5	μΑ
	V <sub>I</sub> = 0.7 V		2.3 V	45			
VOL  II  II(hold)  IOZ <sup>‡</sup> ICC  ΔICC  Ci  Control inputs	V <sub>I</sub> = 1.7 V	= 1.7 V		-45			
I <sub>I(hold)</sub>	Test conditions   Vcc   Min   Typ   MA		μΑ				
	V <sub>I</sub> = 2 V		3 V	-75			
I <sub>I</sub> (hold)	V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500	
loz <sup>‡</sup>	$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
	V <sub>CC</sub> = 3 V to 3.6 V,	One input at V <sub>CC</sub> – 0.6 V,				750	μΑ
IC: —	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V				pF
Co	$V_O = V_{CC}$ or GND		3.3 V		7		pF

T For conditions shown as MIN or MAX use the appropriate values under recommended operating conditions.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	1		1		1.1		ns
t <sub>h</sub>	Hold time, data after LE↓	1.5		1.7		1.4		ns



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

### SN74ALVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCAS257A - JANUARY 1993 - REVISED MAY 1995

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
<b>.</b> .	D	Q	1	5.1		4.3	1.1	3.6	20
<sup>t</sup> pd	LE	Q	1	5.5		4.6	1	3.9	ns
t <sub>en</sub>	ŌĒ	Q	1	6.5		5.7	1	4.7	ns
<sup>t</sup> dis	ŌĒ	Q	1.9	5.3		4.5	1.4	4.1	ns

#### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
<u> </u>	Outputs enabled	C: _ 50 pE	19	22	рF
C <sub>pd</sub>	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	4	5	þΓ

SCAS257A - JANUARY 1993 - REVISED MAY 1995

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated