## 54ACT11800, 74ACT11800 TRIPLE 4–INPUT AND/NAND GATES

SCAS245 - JULY 1990 - REVISED AUGUST 1992

- Inputs Are TTL-Voltage Compatible
- Less Than 0.5 ns Skew Between True and Complementary Outputs
- Suitable for Use in Applications Such As:
  - Differential Line Drivers
  - Complementary Input Circuits for Decoders and Code Converters
  - Symmetrical Complementary Clock Generators
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

The 'ACT11800 is a triple 4-input AND/NAND gate. It is designed for symmetrical complementary clock-generator applications due to the delay time in either function (AND/NAND) being typically 4 ns with less than 0.5 ns skew between true and complementary outputs. Elimination of decode spikes in symmetrical decoder and code-converter applications makes the device useful for applications such as a decoder or differential line driver.

NC–No internal connection

The 54ACT11800 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The 74ACT11800 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	FUNCTION TABLE									
	INP	OUT	PUTS							
Α	В	С	D	Y	Z					
L	Х	Х	Х	L	Н					
Х	L	Х	Х	L	Н					
Х	Х	L	Х	L	Н					
Х	Х	Х	L	L	Н					
н	Н	Н	н	н	L					


EPIC is a trademark of Texas Instruments Incorporated.

-			
1A[	1	J <sub>24</sub>	] 1B
1Y[	2	23	] 1C
1Z[	3	22	] 1D
2Y[	4	21	] 2A
GND	5	20	] 2B
GND	6	19	] V <sub>CC</sub>
GND	7	18	] V <sub>CC</sub>
GND	8	17	] 2C
2Z	9	16	] 2D
3Y 🛛	10	15	] 3A
3Z	11	14	] 3B
3D	12	13	] 3C

54ACT11800 ... JT PACKAGE 74ACT11800 ... DW OR NT PACKAGE

(TOP VIEW)


54ACT11800 . . . FK PACKAGE (TOP VIEW)




## 54ACT11800, 74ACT11800 TRIPLE 4-INPUT AND/NAND GATES

SCAS245 - JULY 1990 - REVISED AUGUST 1992

#### logic symbol<sup>†</sup>



logic diagram, each section (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V <sub>CC</sub> or GND pins	±150 mA
Storage temperature range	

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 2)

		54	54ACT11800		74ACT11800			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VI	Input voltage	0		VCC	0		VCC	V
VO	Output voltage	0		VCC	0		VCC	V
ЮН	High-level output current			-24			-24	mA
IOL	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



## 54ACT11800, 74ACT11800 TRIPLE 4–INPUT AND/NAND GATES

SCAS245 - JULY 1990 - REVISED AUGUST 1992

PARAMETER	TEST CONDITIONS	Vaa	Т	A = 25°C	;	54ACT11800		74ACT11800		UNIT
FARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		4.5 V	4.4			4.4		4.4		
	I <sub>OH</sub> = - 50 μA	5.5 V	5.4			5.4		5.4		
Vari	10.1 - 24 mA	4.5 V	3.94			3.7		3.8		V
∨ОН	V <sub>OH</sub> I <sub>OH</sub> = – 24 mA	5.5 V	4.94			4.7		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	
Ň	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	
VOL		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65	
l	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA
	One input at 3.4 V,	V			0.9		1			
∆ICC‡	Other inputs at V <sub>CC</sub> or GND	5.5 V							1	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO T <sub>A</sub> = 25°C		54ACT11800		74ACT11800		UNIT	
FARAIMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A, B, C, or D	Y								ns
<sup>t</sup> PHL										115
<sup>t</sup> PLH	A, B, C, or D	Z								ns
<sup>t</sup> PHL	, , , , , , , , , , , , , , , , , , ,									-19


### operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per gate	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$		pF



## 54ACT11800, 74ACT11800 TRIPLE 4-INPUT AND/NAND GATES

SCAS245 - JULY 1990 - REVISED AUGUST 1992



NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns. For testing pulse duration: t<sub>r</sub> = t<sub>f</sub> = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated