54AC16652 ... WD PACKAGE

SCAS242A - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments *Widebus* ™ Family
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- *EPIC* [™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'AC16652 are 16-bit bus transceivers that consist of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. They can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'AC16652.

54AC166 74AC166		DL P/	ACKAGE
10EAB [1CLKAB [1SAB [GND [1A1 [1A2]	1 2 3 4 5 6	54 53 52] 1 <u>0EBA</u>] 1CLKBA] 1SBA] SND] 1B1] 1B2
V _{CC} L 1A3 [7 8	50 49] V _{CC}] 1B3
1A3 L 1A4 L	о 9	49 48] 1B3] 1B4
1A5 [10	47] 1B5
GND [11	46] GND
1A6 🛛	12		1B6
1A7 L	13		1B7
1A8 [14		1B8
2A1 L	15		2B1
2A2	16		2B2
2A3 L	17	· · • •	2B3
GND	18	~~ E	GND
2A4 L	19	~~ I	2B4
2A5 L	20	Ŭ, 1	2B5
2A6 L	21		2B6
V _{CC} L	22	35	V _{CC}
2A7 [23		2B7
2A8	24		2B8
GND	25	32	GND
2SAB	26		2SBA
2CLKAB	27		2CLKBA
20EAB L	28	29	20EBA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

54AC16652, 74AC16652 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCAS242A – MARCH 1990 – REVISED APRIL 1996

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The 74AC16652 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16652 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74AC16652 is characterized for operation from -40° C to 85° C.

		INPU	ге				x 1/0†			
								OPERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8			
L	Н	L	L	Х	Х	Input	Input	Isolation		
L	Н	\uparrow	\uparrow	Х	х	Input	Input	Store A and B data		
Х	Н	\uparrow	L	Х	Х	Input	Unspecified [‡]	Store A, hold B		
н	н	\uparrow	\uparrow	х‡	х	Input	Output	Store A in both registers		
L	Х	L	Ŷ	Х	Х	Unspecified [‡]	Input	Hold A, store B		
L	L	\uparrow	\uparrow	Х	x‡	Output	Input	Store B in both registers		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Х	L	Х	Н	Output	Input	Stored B data to A bus		
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus		
Н	Н	L	Х	Н	х	Input	Output	Stored A data to B bus		
Н	L	L	L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus		

FUNCTION TABLE


[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.



SCAS242A - MARCH 1990 - REVISED APRIL 1996








SCAS242A - MARCH 1990 - REVISED APRIL 1996

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS242A - MARCH 1990 - REVISED APRIL 1996

logic diagram (positive logic)



To Seven Other Channels



SCAS242A - MARCH 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Output voltage range, V _O (see Note 1)0	.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ Continuous current through V_{CC} or GND	
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package Storage temperature range, T_{stg}	1.4 W

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

			54	AC1665	2	74	AC1665	2		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage (see Note 4)		3	5	5.5	3	5	5.5	V	
		V _{CC} = 3 V	2.1			2.1				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 5.5 V	3.85			3.85				
		$V_{CC} = 3 V$			0.9			0.9		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		N.	1.35			1.35	V	
		$V_{CC} = 5.5 V$		24	1.65			1.65		
VI	Input voltage		0	5	VCC	0		VCC	V	
VO	Output voltage		0 🗸	20	VCC	0		VCC	V	
		V _{CC} = 3 V	RO)	-4			-4		
IОН	High-level output current	V _{CC} = 4.5 V	Y		-24			-24	mA	
		V _{CC} = 5.5 V			-24			-24		
		V _{CC} = 3 V			12			12		
IOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA	
		V _{CC} = 5.5 V			24			24	1	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V	
TA	Operating free-air temperature		-55		125	-40	-	85	°C	

NOTES: 3. Unused inputs must be held high or low to prevent them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage power supply.



SCAS242A - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST CONDITIONS		T,	A = 25°C		54AC1	6652	74AC1	6652	
PA	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			3 V	2.9			2.9		2.9		
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
Vari		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		V
VOH	1011 - 24 mA	4.5 V	3.94			3.7		3.8		v	
		I _{OH} = -24 mA	5.5 V	4.94			4.7		4.8		
		I _{OH} = -50 mA [†]	5.5 V				3.85	ΕW			
		I _{OH} = -75 mA [†]	5.5 V					5V	3.85		
			3 V			0.1	4	0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1	C)	0.1		0.1		
			5.5 V			0.1	na	0.1		0.1	
Va		I _{OL} = 12 mA	3 V			0.36	R	0.5		0.44	V
VOL		101 - 24 = 24	4.5 V			0.36	~	0.5		0.44	v
		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	_	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
lj	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
IOZ	A or B ports‡	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4						pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter IOZ includes the input leakage current.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

		T _A = 25°C		54AC16652		74AC16652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	55	0	55	0	55	MHz
tw	Pulse duration, CLKAB or CLKBA high or low	9		9	12 C	9		ns
t _{su}	Setup time, A before CLKAB \uparrow or B before CLKBA \uparrow	7		~7		7		ns
th	Hold time, A after CLKAB↑ or B after CLKBA↑	0		Q Û		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)

		T _A = 25°C		54AC16652		74AC16652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	95	0	95	0	95	MHz
tw	Pulse duration, CLKAB or CLKBA high or low	5		5	12	5		ns
t _{su}	Setup time, A before CLKAB \uparrow or B before CLKBA \uparrow	4.5		4.5		4.5		ns
th	Hold time, A after CLKAB↑ or B after CLKBA↑	0		0		0		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS242A - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то		Δ = 25°C	;	54AC1	6652	74AC1	6652	UNIT
TANAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			55			55		55		MHz
^t PLH	A or B	B or A	3.6	10.4	13.7	3.6	17.1	3.6	15.6	ns
^t PHL	AUID	BUIA	4.1	10.9	14.3	4.1	16.3	4.1	15.4	115
^t PLH	CLKBA or CLKAB	A or B	5.1	13.6	17.3	5.1	21.2	5.1	19.5	ns
^t PHL		AUB	5.4	13.5	17.2	5.4	19.9	5.4	18.8	115
^t PLH	SBA or SAB (with A or B high)	A or B	5.8	15.0	18.7	5.8	23.3	5.8	21.4	ns
^t PHL		AUB	5.4	13.1	16.7	5.4	19.1	5.4	18.1	115
^t PLH	SBA or SAB	A or B	4.2	11.8	15.2	4.2	18.9	4.2	17.4	ns
^t PHL	(with A or B low)	AUB	5.9	14.4	18.3	5.9	21.7	5.9	20.3	115
^t PZH		А	4.2	11.8	15.1	4,2	18.8	4.2	17.2	ns
^t PZL	OEBA	A	6	16.2	20.6	6	25.3	6	23.5	115
^t PHZ	OEBA	А	4.6	8.1	10	4.6	10.9	4.6	10.6	ns
^t PLZ	OEBA	A	4.4	7.6	9.6	4.4	10.6	4.4	10.3	115
^t PZH	0540	В	4.1	11.5	14.6	4.1	18.1	4.1	16.6	ns
^t PZL	OEAB	D	6	16.0	20	6	24.6	6	22.7	115
^t PHZ	0540	В	4.3	7.2	9	4.3	9.7	4.3	9.5	ns
^t PLZ	OEAB	D	3.9	6.7	8.6	3.9	9.2	3.9	9.1	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	то	Т	4 = 25°C	;	54AC1	6652	74AC1	6652	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			95			95		95		MHz
^t PLH	A or B	B or A	2.7	6.1	8.8	2.7	10.7	2.7	9.9	ns
^t PHL	AOIB	BOIA	3	6.3	9.2	3	10.8	3	10.2	115
^t PLH	CLKBA or CLKAB	A or B	3.9	7.8	10.9	3.9	13.3	3.9	12.2	ns
^t PHL		AUD	4.2	7.8	11.1	4.2	13.2	4.2	12.3	115
^t PLH	SBA or SAB (with A or B high)	A or B	4.5	8.8	12.1	4.5	15	4.5	13.8	ns
^t PHL		AUB	4.1	7.7	11	4.1	12.9	4.1	12.1	115
^t PLH	SBA or SAB	A or B	3.1	6.7	9.7	3.1	11.9	3.1	11	ns
^t PHL	(with A or B low)	AUB	4.6	8.8	12.2	4.6	14.9	4.6	13.8	115
^t PZH	OEBA	А	3.1	6.7	9.5	3.1	11.6	3.1	10.7	ns
^t PZL	OEBA	A	4.5	8.3	11.8	4.5	14.4	4.5	13.2	115
^t PHZ	OEBA	А	4.6	6.5	8.3	4.6	9	4.6	8.8	ns
^t PLZ	UEBA	~	4.1	6.1	8.1	4.1	9.1	4.1	8.7	115
^t PZH		В	3.1	6.6	9.3	3.1	11.3	3.1	10.5	ns
^t PZL	OEAB		4.6	8.2	11.6	4.6	14.1	4.6	13	115
^t PHZ	0540	В	4.2	5.9	7.7	4.2	8.3	4.2	8	ns
^t PLZ	OEAB	0	3.7	5.5	7.4	3.7	8.3	3.7	7.8	115



SCAS242A - MARCH 1990 - REVISED APRIL 1996

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} I	Dower dissipation conscitance per transcriver	Outputs enabled	$C_1 = 50 pF_2$	f = 1 MHz	57	pF
	Power dissipation capacitance per transceiver	Outputs disabled	C[= 50 pF,		13	



- NOTES: A. $\ensuremath{\mathsf{C}}\xspace_L$ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated