SCAS240A - JULY 1990 - REVISED APRIL 1996

- **Members of the Texas Instruments** Widebus™ Family
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center **Pin Spacings**

### description

The 'AC16640 are inverting 16-bit transceivers designed for asynchronous communication between data buses.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (1DIR and 2DIR) inputs. The output-enable (1OE and 2OE) inputs can be used to disable the device so that the buses are effectively isolated.

**54AC16640...WD PACKAGE 74AC16640...DL PACKAGE** (TOP VIEW)

1			
1DIR[	1	48 ] 1 <del>O</del> E	Ξ
1B1 🛚	2	47 🛮 1A1	
1B2	3	46 1A2	<u>-</u>
GND [	4	45 GNI	D
1B3 🛚	5	44 🛮 1A3	
1B4 🛚	6	43 1A4	
v <sub>cc</sub> [	7	42 V <sub>CC</sub>	)
1B5	8	41 🛮 1A5	
1B6	9	40 1 1A6	ò
GND [	10	39 GNI	
1B7	11	38 🛮 1A7	,
1B8 🛚	12	37 1A8	
2B1	13	36 2A1	
2B2 [	14	35 2A2	
GND[	15	34 GNI	D
2B3 🛚	16	33 2A3	3
2B4 🛚	17	32 2A4	-
v <sub>cc</sub> [	18	31 V <sub>CC</sub>	)
2B5 🛚	19	30 2A5	j
2B6 🛚	20	29 2A6	ò
GND [	21	28 GNI	D
2B7	22	27 2A7	,
2B8 🛚	23	26 2A8	
2DIR	24	25 2OE	Ξ
l			

The 74AC16640 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16640 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16640 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each section)

INP	UTS	ODEDATION				
ŌE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	Isolation				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





SCAS240A - JULY 1990 - REVISED APRIL 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to $V_{CC}$ + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)(see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			54	54AC16640			74AC16640		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			2.1			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			3.85			
		V <sub>CC</sub> = 3 V			0.9			0.9	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35			1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65			1.65	
٧ı	Input voltage		0	FL	VCC	0		VCC	V
٧o	Output voltage		0	,0	VCC	0		VCC	V
		V <sub>CC</sub> = 3 V		Ć	-4			-4	
IOH	High-level output current	$V_{CC} = 4.5 V$	2		-24			-24	mA
		V <sub>CC</sub> = 5.5 V	7		-24			-24	
		V <sub>CC</sub> = 3 V			12			12	
loL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V <sub>CC</sub> = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## 54AC16640, 74AC16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS240A - JULY 1990 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T <sub>A</sub> = 25°C			54AC	16640	74AC16640		UNIT	
		TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
Vон		I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		V	
			4.5 V	3.94			3.8		3.8			
		I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8		4.8			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	EN	3.85			
			3 V			0.1		0.1		0.1		
		I <sub>OL</sub> = 50 μA	4.5 V			0.1	. 4	0.1		0.1		
			5.5 V			0.1	(0)	0.1		0.1		
VOL		I <sub>OL</sub> = 12 mA	3 V			0.36	$g_{Q_{\zeta}}$	0.44		0.44	V	
		lo 24 mA	4.5 V			0.36	94	0.44		0.44		
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44		0.44		
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65		1.65		
lį	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz <sup>‡</sup>	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		16						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	<sub>Δ</sub> = 25°C	;	54AC1	6640	74AC1	6640	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	B or A	2.2	6.9	9.1	2.2	10	2.2	10	20
tPHL	AUIB	BUIA	3	8.5	11	3	11.9	3	11.9	ns
<sup>t</sup> PZH	ŌĒ	A or P	3	8.2	11	3	12.3	3	12.3	no
<sup>t</sup> PZL	OE OE	A or B	3.9	10.9	14	3.9	15.5	3.9	15.5	ns
<sup>t</sup> PHZ	ŌĒ	A or P	5.1	8.3	10.6	5.1	11.2	5.1	11.2	no
t <sub>PLZ</sub>	] UE	A or B	4.3	7.8	10.1	4.3	10.6	4.3	10.6	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			54AC16640		74AC16640		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.8	4.7		1.8	7.3	1.8	7.3	20
t <sub>PHL</sub>	AUIB	BUIA	2.6	5.7		2.6	8.6	2.6	8.6	ns
<sup>t</sup> PZH	ŌĒ	A or B	2.4	5.6		2.4	8	2.4	8	ns
<sup>t</sup> PZL	OE OE	AOIB	3	6.6		3.	9.9	3	9.9	115
<sup>t</sup> PHZ	ŌĒ	A or B	5	7.5		5	9.9	5	9.9	nc
<sup>t</sup> PLZ	OE	AOIB	4.1	6.5		4.1	9	4.1	9	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





<sup>‡</sup> For I/O ports, the parameter IO7 includes the input leakage current.


# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation ca	Dower discination conscitance per transceiver	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	55	pF
	Power dissipation capacitance per transceiver	Outputs disabled	C[ = 50 pr,	I = I IVITZ		рг

### PARAMETER MEASUREMENT INFORMATION









**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 3~ns$ ,  $t_f = 3~ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveform

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated