SCAS235A - MARCH 1990 - REVISED APRIL 1996


- **Members of the Texas Instruments** Widebus™ Family
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Configuration **Minimizes High-Speed Switching Noise**
- **EPIC** ™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- **Package Options Include Plastic Thin** Shrink Small-Outline (DGG) Package, 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin **Spacings**

### description

The 'AC16245 are 16-bit bus transceivers organized as dual-octal noninverting 3-state transceivers designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The output-enable input (OE) can be used to disable the devices so that the buses are effectively isolated.

**54AC16245...WD PACKAGE** 74AC16245 . . . DGG OR DL PACKAGE (TOP VIEW)



The 74AC16245 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16245 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16245 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

	TROL UTS	OPERATION				
ŌĒ	DIR					
L	L	B data to A bus				
L	Н	A data to bus				
Н	Х	Isolation				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


STRUMENTS

# logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Seven Other Transceivers



To Seven Other Transceivers



SCAS235A - MARCH 1990 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range Vee		0 5 V to 7 V
Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		5 V to $V_{CC}$ + 0.5 V
Output voltage range, VO (see Note 1)		5 V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±50 mA
Continuous current through V <sub>CC</sub> or GND		±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	OGG package	0.85 W
	OL package	1.2 W
Storage temperature range, T <sub>sto</sub>		−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			54	54AC16245		74AC16245			LIMIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage (see Note 4)		3	5	5.5	3	5	5.5	V
		VCC = 3 V	2.1			2.1			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			3.85		0.9 1.35 VCC VCC VCC VCC VCC 12 24 MA 24  UNIT	
	Low-level input voltage	VCC = 3 V			0.9			0.9	
$V_{IL}$		V <sub>CC</sub> = 4.5 V		1	1.35			1.35	V
		V <sub>CC</sub> = 5.5 V		7EL	1.65			1.65	
VI	Input voltage		0	Q	VCC	0		VCC	V
٧o	Output voltage		0	S	Vcc	0		Vcc	V
		VCC = 3 V	0	2	-4			-4	
loh	High-level output current	V <sub>CC</sub> = 4.5 V	0		-24			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24			-24	
		VCC = 3 V			12			12	mA
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24		-	24	
		V <sub>CC</sub> = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTES: 3. All unused pins (input and I/O) must be held high or low to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage power supply.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T <sub>A</sub> = 25°C			54AC	6245	74AC16245		UNIT
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	וואט
		3 V	2.9			2.9		2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		V
	10.1 = 24 mA	4.5 V	3.94			3.8		3.8		
	I <sub>OH</sub> = -24 mA		4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	EV	3.85		
					0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	
		5.5 V			0.1	(0)	0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36	Pac	0.44		0.44	V
		4.5 V			0.36	) <sub>40</sub>	0.44		0.44	
	IOL = 24 IIIA	5.5 V			0.36	,	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_I = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_I = V_{CC}$ or GND	5 V		16	·					þΓ

T Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			54AC16245		74AC16245		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
<sup>t</sup> PLH	A or B	B or A	2.5	7.6	10.4	2.5	11.9	2.5	11.9	ns	
<sup>t</sup> PHL			3.1	9	12.3	3.1	13.5	3.1	13.5		
<sup>t</sup> PZH	ŌĒ	A or B	2.8	8.6	11.8	2.8	13.2	2.8	13.2	no	
t <sub>PZL</sub>			3.9	12	16.2	3.9	18	3.9	18	ns	
t <sub>PHZ</sub>	ŌĒ	A or B	5.3	8.4	10.4	5.3	11.2	5.3	11.2	no	
<sup>t</sup> PLZ	OE .		4.4	7.7	9.7	4.4	10.3	4.4	10.3	ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (see Figure 1)

PARAMETER	FROM	ТО	T <sub>A</sub> = 25°C			54AC16245		74AC16245		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	2	4.6	6.9	2	7.9	2	7.9	ns
<sup>t</sup> PHL			2.5	5.2	7.9	2.5	8.9	2.5	8.9	
<sup>t</sup> PZH	ŌĒ	A or B	2.3	4.9	7.5	2.3	8.6	2.3	8.6	
t <sub>PZL</sub>			3	6.2	9.5	3	10.7	3	10.7	ns
<sup>t</sup> PHZ	ŌĒ	A or B	5	7.2	9.1	5	9.8	5	9.8	nc
<sup>t</sup> PLZ	OE .		4.2	6.2	8.1	4.2	8.7	4.2	8.7	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST COI	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per la	Down discipation conscitones not lately	Outputs enabled	C. 50 pF	f 4 MH-	43	pF
	Power dissipation capacitance per laten	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	8	pr

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3$  ns.  $t_f = 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated