
- Member of the Texas Instruments Widebus™ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811

- Input-Ready, Output-Ready, and Half-Full Flags
- Expandable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages

# FN PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.







NC - No internal connection

### description


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as 1024 × 18 bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7881 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7881 is characterized for operation from 0°C to 70°C.




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

# functional block diagram





# **Terminal Functions**

т.	TERMINAL <sup>†</sup>		
1	NAME NO.		DESCRIPTION
AF/AE	33	0	Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value (X). This value can be programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains (X + 1) or less words or (1025 – X) or more words. AF/AE is low when the FIFO contains between (X + 2) and (1024 - X) words.  Programming procedure for AF/AE – The almost-full/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value (X) is either a user-defined value or the default of X = 256. Instructions to program AF/AE using both methods are as follows:  User-defined X  Step 1: Take DAF from high to low.  Step 2: If RESET is not already low, take RESET low.  Step 3: With DAF held low, take RESET high. This defines the AF/AE using X.  Step 4: To retain the current offset for the next reset, keep DAF low.  Default X  To redefine AF/AE using the default value of X = 256, hold DAF high during the reset cycle.
DAF	27	I	Define-almost-full. The high-to-low transition of $\overline{DAF}$ stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With $\overline{DAF}$ held low, a low pulse on $\overline{RESET}$ defines the almost-full/almost-empty (AF/AE) flag using X.
D0-D17	26-19, 17, 15-7	I	Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition of DAF captures data for the almost-empty/almost-full offset (X) from D8 – D0.
HF	36	0	Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO.
IR	35	0	Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.
OE	2	ı	Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory.
OR	66	0	Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.
Q0-Q17	38-39, 41-42, 44, 46-47, 49-50, 52-53, 55-56, 58-59, 61, 63-64	0	Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high.
RDCLK	5	I	Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to the RDCLK signal.
RDEN1, RDEN2	4 3	ı	Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory.
RESET	1	I	Reset. A reset is accomplished by taking $\overline{\text{RESET}}$ low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\text{DAF}}$ at a low level, a low pulse on $\overline{\text{RESET}}$ defines AF/AE using the almost-full/almost-empty offset value (X), where X is the value previously stored. With $\overline{\text{DAF}}$ at a high level, a low-level pulse on $\overline{\text{RESET}}$ defines the AF/AE flag using the default value of X = 256.


<sup>†</sup> Terminals listed are for the FN package.



# **Terminal Functions (Continued)**

TERM	TERMINAL <sup>†</sup>		TERMINAL <sup>†</sup>		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION		
WRTCLK	29	1	Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK.		
WRTEN1, WRTEN2	30 31	1	Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almost-empty offset value (X).		

<sup>†</sup> Terminals listed are for the FN package.



<sup>&</sup>lt;sup>†</sup>X is the binary value on D8-D0.

Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of X







Figure 2. Reset Cycle: Define AF/AE Flag Using the Default Value fo X = 256




# DATA WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD						
Α	В	С				
W513	W(1025 – X)	W1025				

Figure 3. Write Cycle





### DATA WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD						
Α	В	С	D	E	F	
W513	W514	W(1024 – X)	W(1025 – X)	W1024	W1025	

Figure 4. Read Cycle

# absolute maximum ratings over operating free-air temperature range†

### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
IOH	High-level output current		-8	mA
loL	Low-level output current		16	mA
TA	Operating free-air temperature	0	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS				UNIT
Voн	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$			0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	VI = VCC or 0			±5	μΑ
loz	$V_{CC} = 5.5 \text{ V},$	VO = VCC or 0			±5	μΑ
18	$V_{I} = V_{CC} - 0.2 \text{ V or } 0$				400	μΑ
I <sub>CC</sub> §	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1.2	mA
C <sub>i</sub>	V <sub>I</sub> = 0,	f = 1 MHz		4		pF
Co	$V_{O} = 0$ ,	f = 1 MHz		8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> I<sub>CC</sub> tested with outputs open.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

			'ACT78	'ACT7881-15		81-20	'ACT7881-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>clock</sub>	Clock frequency		67		50		33.4		MHz
		WRTCLK high	5		7		8.5		
		WRTCLK low	7		7		11		
t <sub>W</sub>	Pulse duration	RDCLK high	5		7		8.5		ns
		RDCLK low	7		7		11		
		DAF high	7		7		10		
		D0-D17 before WRTCLK↑	5		5		5		
		WRTEN1, WRTEN2 high before WRTCLK↑	4		5		5		
		OE, RDEN1, RDEN2 high before RDCLK↑	4		5		5		
t <sub>su</sub>	Setup time	Reset: RESET low before first WRTCLK↑ and RDCLK↑†	5		6		7		ns
		Define AF/AE: D0−D8 before DAF↓	3		5		5		
		Define AF/AE: DAF↓ before RESET↑	3		6		7		
		Define AF/AE (default): DAF high before RESET↑	4		5		5		
		D0-D17 after WRTCLK↑	0		0		0		
		WRTEN1, WRTEN2 high after WRTCLK↑	0		0		0		
		OE, RDEN1, RDEN2 high after RDCLK↑	0		0		0		
t <sub>h</sub>	Hold time	Reset: RESET low after fourth WRTCLK↑ and RDCLK↑†	0		0		0		ns
		Define AF/AE: D0−D8 after DAF↓	0		0		0		
		Define AF/AE: DAF low after RESET↑	0		0		0		
		Define AF/AE (default): DAF high after RESET↑	0		0		0		

<sup>&</sup>lt;sup>†</sup> To permit the clock pulse to be utilized for reset purposes

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figures 7 and 8)

DADAMETED	FROM	ТО	'ACT7	881-15	'ACT7881-20		'ACT7881-30		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	WRTCLK or RDCLK		67		50		33.4		MHz
<sup>t</sup> pd	RDCLK↑	Any O	3	12	3	13	3	18	20
t <sub>pd</sub> ‡		Any Q							ns
<sup>t</sup> pd	WRTCLK↑	IR	2	8	2	9.5	2	12	ns
<sup>t</sup> pd	RDCLK↑	OR	2	8	2	9.5	2	12	115
	WRTCLK↑	AF/AE	6	17	6	19	6	22	ns
<sup>t</sup> pd	RDCLK↑		6	17	6	19	6	22	
<sup>t</sup> PLH	WRTCLK↑	HF	6	14	6	17	6	21	
<sup>t</sup> PHL	RDCLK↑	ПГ	6	14	6	17	6	21	ns
<sup>t</sup> PLH	DECET	AF/AE	3	12	3	17	3	21	no
<sup>t</sup> PHL	RESET↓	HF	3	14	3	19	3	23	ns
t <sub>en</sub>	OE	Any O	2	9	2	11	2	11	no
t <sub>dis</sub>	]	Any Q	2	10	2	14	2	14	ns

<sup>‡</sup> This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 5).



# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CON	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per 1K bits	$C_L = 50 pF$ ,	f = 5 MHz	65	pF

### **TYPICAL CHARACTERISTICS**

### PROPAGATION DELAY TIME

VS LOAD CAPACITANCE




Figure 5

# **TYPICAL CHARACTERISTICS**

### POWER DISSIPATION CAPACITANCE




Figure 6

### calculating power dissipation

The maximum power dissipation (P<sub>T</sub>) of the SN74ACT7881 can be calculated by:

$$\mathsf{P}_\mathsf{T} = \mathsf{V}_\mathsf{CC} \times [\mathsf{I}_\mathsf{CC} + (\mathsf{N} \times \Delta \mathsf{I}_\mathsf{CC} \times \mathsf{dc})] + \sum (C_\mathsf{pd} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f_i}) + \sum (C_\mathsf{L} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f_o})$$

where:

= power-down I<sub>CC</sub> maximum **Icc** 

= number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

= power dissipation capacitance

 ${\rm C_{pd}}$ = output capacitive load = data input frequency data output frequency

### PARAMETER MEASUREMENT INFORMATION





Figure 7. Standard CMOS Outputs



PARAM	/IETER	R1, R2	c <sub>L</sub> †	S1
	<sup>t</sup> PZH	500 Ω	50 pF	Open
t <sub>en</sub>	tPZL	300 22	50 pr	Closed
4	<sup>t</sup> PHZ	500 Ω	50 pF	Open
<sup>t</sup> dis	tPLZ	300 22	50 pr	Closed
t <sub>pd</sub>		500 Ω	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance

Figure 8. 3-State Outputs (Any Q)

### **APPLICATION INFORMATION**

### expanding the SN74ACT7881

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 10 shows two SN74ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Word-depth expansion and word-width expansion can be used together.




Figure 9. Word-Depth Expansion: 2048/4096/8192 Words  $\times$  18 Bits, N = 2




Figure 10. Word-Width Expansion: 1024 Words × 36 Bits

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated