SCAS218G - JANUARY 1993 - REVISED JUNE 1997

20 VCC

19 OE

18 B1

17 B2

16 🛛 B3

15 B4

14 B5

13 B6

12 🛛 B7

11 🛛 B8

**DB. DW. OR PW PACKAGE** (TOP VIEW)

DIR [

A1 🛛 2

A2 🛙 3

A3 🛛 4

A4 🛛 5

A5 🛛 6

A6 🛙 7

A7 8

A8 🛙 9

GND [] 10

- **EPIC<sup>™</sup>** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Power Off Disables Inputs/Outputs, **Permitting Live Insertion**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

#### description

This octal bus transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC245A is characterized for operation from –40°C to 85°C.

T ONOTION TABLE							
INPUTS		OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	н	A data to B bus					
Н	Х	Isolation					

#### FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


SCAS218G - JANUARY 1993 - REVISED JUNE 1997

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 



SCAS218G - JANUARY 1993 - REVISED JUNE 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$	
(see Note 1)	–0.5 V to 6.5 V
(see Notes 1 and 2)	
Input clamp current, $I_{IK}$ ( $V_{I} < 0$ )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) (see Note 2)	
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply voltage	Operating	2	3.6	V
Vcc	Supply voltage	Data retention only	1.5		v
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
٧ <sub>I</sub>	Input voltage				V
۷o	Output voltage	High or low state	0	VCC	V
		3 state	0	5.5	v
ЮН	High-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$		-12	mA	
		$V_{CC} = 3 V$		-24	ША
IOL	Low-level output current $V_{CC} = 2.7 V$			12	mA
	Low-level output current	$V_{CC} = 3 V$	24		ША
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V
ТA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SCAS218G - JANUARY 1993 - REVISED JUNE 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	2.7 V to 3.6 V	V <sub>CC</sub> -0.2				
		1	2.7 V	2.2				
		$I_{OH} = -12 \text{ mA}$	3 V	2.4			V	
		I <sub>OH</sub> = -24 mA	3 V	2.2				
		I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V			0.2	V	
VOL		I <sub>OL</sub> = 12 mA	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA	3 V			0.55		
lj	Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5	μA	
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±10	μA	
loz‡		V <sub>O</sub> = 0 to 5.5 V	3.6 V			±10	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND$	2.634			10		
		$\frac{1}{3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}} \text{I}_{\text{O}} = 0$	3.6 V	10		μA		
∆ICC		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		4		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V		5.5		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

 $\ddagger$  For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This applies in the disabled state only.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		(601-01)	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1.5	6.3		7.3	ns
ten	OE	A or B	1.5	8.5		9.5	ns
<sup>t</sup> dis	OE	A or B	1.7	7.5		8.5	ns
t <sub>sk(o)</sub> ¶				1			ns

Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

### operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Dower dissipation conscitance per transceiver	Outputs enabled	C <sub>L</sub> = 0,	f = 10 MHz	45	~F
	Power dissipation capacitance per transceiver	Outputs disabled			2	p⊢





#### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. Cl includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
    Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpzL and tpzH are the same as ten.
  - F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated