SCAS210A - MAY 1987 - REVISED APRIL 1996

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

#### (TOP VIEW) 24 1 1 OE 1Y1 1Y2 **∏**2 23 1A1 1Y3 **∏**3 22 1 1A2 1Y4 **∏**4 21 1 1A3 GND II 5 20 1A4 GND ∏6 19 V<sub>CC</sub> GND **∏**7 18 V<sub>CC</sub> 17 2A1 GND II8 2Y1 **∏**9 16 2A2 2Y2 110 15 2A3 2Y3 **□** 14 2A4 11 13 20E 2Ү4 П 12

DB, DW, OR NT PACKAGE

#### description


This octal buffer or line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device provides inverting outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs. This device features high fan-out and improved fan-in.


The 74ACT11240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT			
ŌĒ	Α	Υ			
L	Н	L			
L	L	Н			
Н	Χ	Z			

## logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



#### logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package	0.65 W
DW package .	1.7 W
NT package	1.3 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
٧ <sub>I</sub>	Input voltage	0		VCC	V
٧o	Output voltage	0		VCC	V
IOH	High-level output current			-24	mA
lOL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C					UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	ONII
	Jour 50 "A	4.5 V	4.4			4.4		
	I <sub>OH</sub> = -50 μA		5.4			5.4		
VOН	I <sub>OH</sub> = -24 mA		3.94			3.8		V
			4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μA				0.1		0.1	
					0.1		0.1	
V <sub>OL</sub>	Jan 24 mA	4.5 V			0.36		0.44	V
	I <sub>OL</sub> = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4				pF
Co	$V_I = V_{CC}$ or GND	5 V		10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	ONII
<sup>t</sup> PLH	А	V	1.5	6.5	9.9	1.5	10.6	ns
<sup>t</sup> PHL	A	1	1.5	6	8	1.5	8.7	115
<sup>t</sup> PZH	ŌĒ	V	1.5	7.5	11.7	1.5	12.5	ne
<sup>t</sup> PZL	OE	I	1.5	7.3	11.5	1.5	12.3	ns
t <sub>PHZ</sub>	ŌĒ	V	1.5	7.3	9.4	1.5	10	ne
<sup>t</sup> PLZ		'	1.5	7.9	10.3	1.5	10.8	ns


## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CO	TYP	UNIT		
C . Power discinction conscitones per buffer		Outputs enabled	C. 50 pF	£ 4 MII-	47	~ L
Cpd	Power dissipation capacitance per buffer	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	13	рF




<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated