### 54ACT11470, 74ACT11470 8-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS207 - D4016, APRIL 1993

54ACT11470 ... JT PACKAGE 74ACT11470 . . . DW PACKAGE

(TOP VIEW)

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configuration Minimizes High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-**Outline Packages, Ceramic Chip Carriers,** and Standard Ceramic 300-mil DIPs

#### description

The 'ACT11470 is an 8-bit registered bus transceiver that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. Separate clock (CLKAB or CLKBA) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data to B. If both CEAB and CLKAB are low, then the B port presents the level of the A port prior to the most recent low-to-high transition of CLKAB. Data flow from B to A is similar, but requires the use of CEBA, CLKBA, and OEBA inputs.

To avoid false clocking of the flip-flops, CEAB and CEBA should not be switched from low to high while CLK is low.

The 54ACT11470 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11470 is characterized for operation from -40°C to 85°C.

CEBA	1	28 OE	BA	
A1 [	2	27 CL		
A2 [	3	26 B1		
АЗ [	4	25 B2		
A4 [		24 B3		
GND [		23 B4		
GND [	7	22 VC	C	
GND [		21 VC	C	
GND [	9	20 B5	0	
A5 [	10	19 B6		
A6 🛛	11	18 B7		
A7 [	12	17 B8		
A8 [	13	- <b>F</b>	KAB	
CEAB	14		AB	
-				
54AC114	-	-	AGE	
	(TOP V	,		
B2 B3	4 () 0	v B5 B6		
	2 1 2	28 27 26	, ~- Ц	<b>D</b> 7
B1 5 CLKBA 6				B7
E				B8
E				OEAB
A1 🛛 9 A2 🗍 10			=	CEAB
E			20	A8
A3 11 12 13	1/ 15	16 17 18	19	A7
	ت ت			
A4 D	GND	GND A5 A6	2	
A4 GND	ັບ ບົ	Ū		

FUNCTION TABLE <sup>†</sup>
-----------------------------

С

	INPUTS						
CEAB	CLKAB	OEAB	Α	В			
Н	Х	Х	Х	Z			
X	Х	Н	Х	Z			
L	L	L	Х	в <sub>0</sub> ‡			
L	$\uparrow$	L	L	L			
L	$\uparrow$	L	Н	Н			

<sup>†</sup>A-to-B data flow is shown: B-to-A flow is similar but uses CEBA, CLKBA, and OEBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



SCAS207 - D4016, APRIL 1993

## logic symbol<sup>†</sup>





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5$ to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V <sub>CC</sub> or GND	±200 mA
Storage temperature range	−65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SCAS207 - D4016, APRIL 1993

## recommended operating conditions (see Note 2)

		54	ACT1147	70	74ACT11470		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2	4	ςΝ	2			V
VIL	Low-level input voltage		EL	0.8			0.8	V
VI	Input voltage	0	4	VCC	0		VCC	V
Vo	Output voltage	0	(C)	VCC	0		VCC	V
ЮН	High-level output current	~(	22	-24			-24	mA
IOL	Low-level output current	PP PP	7	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
Т <sub>А</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	4 = 25°C		54ACT	11470	74ACT	11470		
PA	RAMEIER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			4.5 V	4.4			4.4		4.4			
		I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4			
VOH		I <sub>OH</sub> = - 24 mA	4.5 V	3.94			3.7		3.8		V	
⊻ОН		OH = -24 MA	5.5 V	4.94			4.7		4.8		v	
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		1	
		101 - 50 114	4.5 V			0.1		0,1		0.1		
		I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	v	
		lot = 34  mA	4.5 V			0.36		0.5		0.44		
VOL		I <sub>OL</sub> = 24 mA	5.5 V			0.36	(c)	0.5		0.44		
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				na.	1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				5			1.65		
կ	Control inputs	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1	1	±1		±1	μA	
loz‡	A or B ports	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA	
∆ICC§		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	VI = V <sub>CC</sub> or GND	5 V		4.5						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 $\ddagger$  For I/O ports, the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCAS207 - D4016, APRIL 1993

### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		54ACT	11470	74ACT	UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	90	0	90	0	90	MHz	
tw	Pulse duration	CLK high or low	5.5		5.5	<u>.</u>	5.5		ns	
	Data before CLK <sup>↑</sup>	2		20	, IE M	2				
t <sub>su</sub>	Setup time	Data before CEAB↑ or CEBA↑	2		2		2		ns	
th Hold time	Data after CLK1	3		3		3				
th		Data after CEAB↑ or CEBA↑	3		3		3		ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		т	T <sub>A</sub> = 25°C		54ACT11470		74ACT11470		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			90			90		90		MHz
<sup>t</sup> PLH	CLKAB or CLKBA	A or B	3.4	7.3	9	3.4	10.7	3.4	10.1	ns
<sup>t</sup> PHL	CERAD OF CERDA	AOIB	4.2	8.3	10.2	4.2	A12	4.2	11.4	115
<sup>t</sup> PZH		B or A	3	7	9.5	3	11.5	3	10.5	ns
<sup>t</sup> PZL	OEAB or OEBA		4.3	8.6	11.4	4.3	15	4.3	13.7	
<sup>t</sup> PHZ	OEAB or OEBA	OEAB or OEBA B or A	4.5	7.9	9.6	4.5	11	4.5	10.5	ns
<sup>t</sup> PLZ			BOLA	5.1	7.7	9.5	5.1	10.7	5.1	10.2
<sup>t</sup> PZH		B or A	3.4	7.3	10	3.4	12	3.4	11.1	ns
<sup>t</sup> PZL	CEAB or CEBA	BA BOLA	4.6	9	11.9	4.6	15.5	4.6	14.2	115
<sup>t</sup> PHZ	CEAB or CEBA	B or A	4.8	7.9	9.9	4.8	11.4	4.8	10.9	ns
<sup>t</sup> PLZ	CLAD OF CEDA	BUIA	5.1	7.9	9.8	5.1	11.2	5.1	10.7	115

## operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF. f = 1 MHz	41	۶F	
	Power dissipation capacitance per transceiver	Outputs disabled	O[-50  pr, 1-1  mmz]	27	pi

SCAS207 - D4016, APRIL 1993



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated