SN74ACT7808 2048 × 9 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B – FEBRUARY 1991 – REVISED SEPTEMBER 1995

- Load Clocks and Unload Clocks Can Be Asynchronous or Coincident
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Fast Access Times of 15 ns With a 50-pF Load
- Programmable Almost-Full/Almost-Empty Flag

- Expansion Logic for Depth Cascading
- Empty, Full, and Half-Full Flags
- Fall-Through Time of 20 ns Typ
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat (PM), and Reduced-Height 64-Pin Quad Flat (PAG) Packages

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 1024 or more words and is low when it contains 1023 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset can be used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or (2048 – Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (2047 - Y) words.

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

The first word loaded into empty memory causes **EMPTY** to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.

Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable (CASEN) must be tied high.

The SN74ACT7808 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated



NC - No internal connection



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



SN74ACT7808 2048 × 9 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B – FEBRUARY 1991 – REVISED SEPTEMBER 1995

functional block diagram





Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
AF/AE	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (2048 – Y) or more words. AF/AE is high after reset.
CASEN [†]	Ι	Cascade enable. When multiple SN74ACT7808 devices are depth cascaded, every device must have CASEN tied low. CASEN must be tied high when a device is not used in depth expansion.
D0-D8	I	Nine-bit data input port
DP9	Ι	DP9 is used as the most significant bit when programming the AF/AE offset values.
EMPTY	0	Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low.
FL†	I	First load. When multiple SN74ACT7808 devices are depth cascaded, the first device in the chain must have its \overline{FL} input tied low and all other devices must have their \overline{FL} inputs tied high.
FULL	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
LDCK	Ι	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
OE	-	Output enable. When OE is low, D0–D8 are in the high-impedance state.
PEN	Ι	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when PEN is low and LDCK is high.
Q0-Q8	0	Nine-bit data output port
RESET	Ι	Reset. A low level on RESET resets the FIFO and drives FULL and AF/AE high and HF and EMPTY low.
UNCK	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.
XI†	I	Expansion input (XI) and expansion output (XO). When multiple SN74ACT7808 devices are depth cascaded, the XO of one device must be connected to the XI of the next device in the chain. The XO of the last device in the chain is
xo†	0	connected to the XI of the first device in the chain.

[†] See Figures 5 and 6 for application information on FIFO word-width and word-depth expansions, respectively.



SN74ACT7808 2048 × 9 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B – FEBRUARY 1991 – REVISED SEPTEMBER 1995

offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or less words or (2048 – Y) or more words.

To program the offset values, program enable (\overline{PEN}) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D8 and DP9 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 256, \overline{PEN} must be held high.



Figure 1. Programming X and Y Separately





Figure 2. Read

SN74ACT7808 2048×9 STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS205B - FEBRUARY 1991 - REVISED SEPTEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage, V _I	7V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			′ACT7808-20		´ACT7808-25		'ACT7808-30		′ACT7808-40		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
		XI	3.85		3.85		3.85		3.85		V
VIH	High-level input voltage	Other inputs	2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
IOH	High-level output current			-8		-8		-8		-8	mA
lai	Low-level output current	Q outputs		16		16		16		16	mA
IOL	Low-level output current	Flags		8		8		8		8	mA
fclock	Clock frequency			50		40		33.3		25	MHz
	Pulse duration	LDCK high or low	8		9		11		13		ns
		UNCK high or low	8		9		11		13		
tw		PEN low	9		9		11		13		
		RESET low	10		13		16		19		
		D0– D8, DP9 before LDCK↑	5		5		5		5		ns
^t su	Setup time	LDCK inactive before RESET high	5		5		5		5		
		PEN before LDCK↑	5		5		5		5		
		D0−D8, DP9 after LDCK↑	0		0		0		0		ns
^t h	Hold time	LDCK inactive after RESET high	5		5		5		5		
		PEN low after LDCK1	4		4		4		4		
		PEN high after LDCK low	0		0		0		0		
TA	Operating free-air temper	ature	0	70	0	70	0	70	0	70	°C



SN74ACT7808 **2048** × **9** STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B - FEBRUARY 1991 - REVISED SEPTEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	түр†	MAX	UNIT	
∨он		V _{CC} = 4.5 V,	I _{OH} = – 8 mA	2.4			V
V _{OL} Flags Q outputs		V _{CC} = 4.5 V,	I _{OL} = 8 mA			0.5	V
		V _{CC} = 4.5 V,	I _{OL} = 16 mA			0.5	v
lj –		V _{CC} = 5.5 V,	VI =VCC or 0			±5	μA
loz		V _{CC} = 5.5 V,	VO = VCC or 0			±5	μA
ICC		V _{CC} = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			400	μA
ΔI_{CC}^{\ddagger}		V _{CC} = 5.5 V,	One input at 3.4 V, Other inputs at V_{CC} or GND			1	mA
Ci		V _I = 0,	f = 1 MHz		4		pF
Co		VO = 0,	f = 1 MHz		8		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the increase in supply current for each input, excluding XI, that is at one of the specified TTL voltage levels rather 0 V or V_{CC} .

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 7 and 8)

DADAMETED	FROM	то	Ϋ́Α	CT7808-2	20	ÁCT78	808-25	ÁCT78	808-30	ÁCT78	808-40	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}	LDCK or UNCK		50			40		33.3		25		MHz
÷.	LDCK↑		5		20	5	22	5	25	5	28	
^t pd	UNCK↑	Any Q	4.5	11	15	4.5	18	4.5	20	4.5	22	ns
t _{pd} §	UNCKI			10								
^t PLH	LDCK↑		4		15	4	17	4	19	4	21	
t- ,	UNCK↑	EMPTY	2		15	2	17	2	19	2	21	ns
^t PHL	RESET low		2		16	2	18	2	20	2	22	
^t PHL	LDCK↑		4		15	4	17	4	19	4	21	
4	UNCK↑	FULL	4		14	4	16	4	18	4	20	ns
^t PLH	RESET low		2		18	2	20	2	22	2	24	
÷.	LDCK↑	AF/AE	2		16	2	18	2	20	2	22	ns
^t pd	UNCK↑		2		16	2	18	2	20	2	22	
^t PLH	RESET low		0		10	0	12	0	14	0	16	
^t PLH	LDCK↑		2		19	2	21	2	23	2	25	
4	UNCK↑	HF	2		16	2	18	2	20	2	22	ns
^t PHL	RESET low		2		12	2	14	2	16	2	18	1
^t PLH	UNCK↑	XO	2		11	2	13	2	15	2	17	
^t PHL	LDCK↑	XU	2		11	2	13	2	15	2	17	ns
t _{en}	OE	Amy ()	1		10	1	12	1	14	1	16	
^t dis	UE	Any Q	1		9	1	11	1	13	1	15	ns
ten	XI high	Any Q	3		13	3	15	3	17	3	19	
^t dis	XO high	Any Q			4		4		4		4	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25° C. § This parameter is measured with C_L = 30 pF (see Figure 3).

operating characteristics, V_{CC} = 5 V, T_A = 25 $^\circ C$

	PARAMETER	TEST CON	TYP	UNIT		
C _{pd}	Power dissipation capacitance per FIFO channel	Outputs enabled	C _L = 50 pF,	f = 5 MHz	91	pF



TYPICAL CHARACTERISTICS



Figure 3



Figure 4



TYPICAL CHARACTERISTICS

calculating power dissipation

With $I_{CC(f)}$ taken from Figure 4, the maximum power dissipation (P_T) of the SN74ACT7808 can be calculated by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}(\mathsf{f})} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$$

A more accurate power calculation based on device use and average number of data outputs switching can be found by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma (\mathsf{C}_{\mathsf{p}\mathsf{d}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{i}}) + \Sigma (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$$

where:

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ACT7808 $\textbf{2048}\times\textbf{9}$ STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B - FEBRUARY 1991 - REVISED SEPTEMBER 1995



APPLICATION INFORMATION

Figure 5. Word-Width Expansion: 2048 Words by 18 Bits



APPLICATION INFORMATION

depth cascading (see Figure 6)

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. CASEN must be low on all FIFOs used in depth expansion. \overline{FL} must be tied low on the first FIFO in the chain; all others must have \overline{FL} tied high. The expansion-out (XO) output of a FIFO must be tied to the expansion-in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite EMPTY and FULL signal must be generated to indicate boundary conditions.



Figure 6. Depth Cascading to Form a $6K \times 9$ FIFO



SN74ACT7808 2048×9 STROBED FIRST-IN, FIRST-OUT MEMORY SCAS205B – FEBRUARY 1991 – REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs (XO, EMPTY, FULL, AF/AE, HF)



LOAD CIRCUIT

VOLTAGE WAVEFORMS

PARAN	IETER	R1, R2	c _L †	S1	
+	^t PZH	500 Ω	50 pF	Open	
ten	^t PZL	500 22	50 pr	Closed	
•	^t PHZ	500 Ω	50 pF	Open	
^t dis	^t PLZ	500 22	50 pF	Closed	
^t pd		500 Ω	50 pF	Open	

[†] Includes probe and test fixture capacitance

Figure 8. 3-State Outputs (Any Q)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated