74ACT11593 8-BIT BINARY COUNTER WITH PARALLEL-INPUT REGISTERS AND 3-STATE OUTPUTS SCAS203 – JUNE 1992 – REVISED APRIL 1993

 Inputs Are TTL-Voltage Compatible Parallel Register Inputs/Binary 	DW OR NT PACKAGE (TOP VIEW)						
Counter/3-State Outputs							
 Counter Has Direct Overriding Load and 	$B/Q_B \begin{bmatrix} 1 & 24 \\ 2 & 23 \end{bmatrix} CCLR$						
Clear	C/Q _C [] 3 22] CCKEN						
 Flow-Through Architecture Optimizes 	D/QD 4 21 CCKEN						
PCB Layout	GND [] 5 20 [] CLOAD						
 Center-Pin V_{CC} and GND Configurations 	GND 6 19 V _{CC}						
Minimize High-Speed Switching Noise	GND 7 18 V _{CC}						
 EPIC[™] (Enhanced-Performance Implanted 							
CMOS) 1-µm Process							
• 500-mA Typical Latch-Up Immunity at 125°C	F/Q _F [] 10 15 [] RCK G/Q _G [] 11 14 [] RCK						
 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs 	$H/Q_H \begin{bmatrix} 12 & 13 \end{bmatrix} RCO$						

description

The 74ACT11593 contains eight multiplexed parallel I/Os with 3-state output capability and an 8-bit storage register that feeds an 8-bit binary counter. Both the register and the counter have individual positive-edge triggered clocks.

The function tables show the operation of the counter clock-enable (CCKEN, $\overline{\text{CCKEN}}$) and output-enable (OE, $\overline{\text{OE}}$) inputs.

The counter input has direct load and clear functions. A low-going $\overline{\text{RCO}}$ pulse is obtained when the counter reaches the hex word FF.

Expansion is easily accomplished for two stages by connecting RCO of the first stage to CCKEN of the second stage. Cascading for larger count chains is accomplished by connecting RCO of each stage to CCK of the following stage.

The 74ACT11593 is characterized for operation from -40°C to 85°C.

COUNTER CLOCK ENABLE							
INP	UTS	OUTPUTS					
CCKEN	KEN CCKEN A/QA THRU H/QH						
L	L	Disable					
L	Н	Disable					
н	L	Enable					
н	Н	Disable					

Function Tables


OUTPUT ENABLE							
INP	UTS	OUTPUTS					
OE OE A/Q _A THRU H/Q _H							
L	L	_ Input mode					
L	Н	Input mode					
Н	L	Output mode					
Н	Н	Input mode					

EPIC is a trademark of Texas Instruments Incorporated.



SCAS203 - JUNE 1992 - REVISED APRIL 1993


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS203 - JUNE 1992 - REVISED APRIL 1993




logic diagram (positive logic)



SCAS203 - JUNE 1992 - REVISED APRIL 1993

typical operating sequence



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±225 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



74ACT11593 8-BIT BINARY COUNTER

WITH PARALLEL-INPUT REGISTERS AND 3-STATE OUTPUTS

SCAS203 - JUNE 1992 - REVISED APRIL 1993

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C		;	MIN	МАХ	UNIT
FARAMETER	TEST CONDITIONS		MIN	TYP	MAX			
		4.5 V	4.4			4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		
VOH	1011 - 24 mA	4.5 V	3.94			3.8		V
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
l	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μA
∆lCC‡	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			0.9		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3.5				pF
C _{io}	$V_{O} = V_{CC} \text{ or } GND$	5 V		12.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS203 - JUNE 1992 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	T _A = 25°C MIN		МАХ	UNIT
			MIN	MAX	< "	WAA	UNIT
fclock	Clock frequency, CCK or RCK			52		52	MHz
		CCK high or low	9.6		9.6		
•	Pulse duration	RCK high or low	5.8		5.8		
tw	Puise duration	CCLR low	7.6		7.6		ns
		CLOAD low	6.2		6.2		
	Setup time	CCKEN low before CCK [↑]	3.6		3.6		
		CCKEN high before CCK↑	4		4		ns
		CCLR high before CCK↑	1.2		1.2		
t _{su}		CLOAD high before CCK [↑]	5.1		5.1		
		RCK [↑] before CLOAD ^{↑†}	7.4		7.4		
		Data A thru H before RCK1	2.4		2.4		
		Data A thru H after RCK↑	1.2		1.2		
th	Hold time	All others	0.8		0.8		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	Α = 25°C	;	MIN	мах	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
fmax			52			52		MHz
^t PLH	сск	Q	5.6	10.2	13.3	5.6	15.1	ns
^t PHL	CCIX	Q	5.8	10.3	13.3	5.8	15	115
^t PLH	CLOAD	Q	5.5	12	16.9	5.5	19.1	ns
^t PHL		Q Q	5.8	13.5	19.4	5.8	21.7	115
^t PHL	CCLR	Q	5	10.4	14.3	5	16	ns
^t PZH	05	Q	5.9	10.9	14.3	5.9	16.3	20
^t PZL	OE	Q	5.9	11.1	14.8	5.9	16.9	16.9 ns
^t PZH	OE	Q	4.9	10.4	14.4	4.9	16.5	ns
^t PZL	UE	Q Q	5.1	10.7	15	5.1	17	115
^t PHZ		Q	5.3	9	11.8	5.3	12.9	ns
^t PLZ	OE	Q Q	6.2	10.2	13.1	6.2	14.4	115
^t PHZ	OE	Q	5.6	8.6	10.7	5.6	11.6	ns
^t PLZ	UE	OE Q	6.4	9.9	12	6.4	13.3	115
^t PLH	ССК	RCO	4.9	9.2	12.1	4.9	13.7	ns
^t PHL	CON	RCO	5.8	10.9	14.3	5.8	16.3	115
^t PLH	CLOAD	RCO	4.6	9.6	13.3	4.6	15	ns
^t PHL			7.1	13.6	18.5	7.1	21	21
^t PLH	CCLR	RCO	5.1	10.3	14.5	5.1	16.2	ns
^t PLH	RCK	RCO	6.7	12	15.6	6.7	17.7	200
^t PHL		RUU	7.5	13.6	17.8	7.5	20.2	ns



74ACT11593 8-BIT BINARY COUNTER WITH PARALLEL-INPUT REGISTERS AND 3-STATE OUTPUTS SCAS203 - JUNE 1992 - REVISED APRIL 1993

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	TYP	UNIT		
C .	C	Outputs enabled	$C_{\rm r} = 50 \rm pF$	f 1 MIL-	61	~~
C _{pd} Power dissipation capacitance	Outputs disabled	C _L = 50 pF,	f = 1 MHz	15	pF	



- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated