
- Parallel 3-State I/O: Register Inputs/ Counter Outputs
- Counter Has Direct Overriding Load and Clear
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

DW OR NT PACKAGE (TOP VIEW)



description

The 74AC11953 consists of a parallel input, an 8-bit storage register feeding an 8-bit counter, and a 3-state I/O which provides parallel count outputs. Both the register and the counter have individual positive-edge triggered clocks.

The function tables show the operation of the counter clock-enable (CCKEN, CCKEN) and output-enable (OE, OE) inputs. A register clock-enable (RCK) input is also provided.

The counter (\overline{RCO}) input has direct load and clear functions. A low-going \overline{RCO} pulse will be obtained when the counter reaches the hex word FF. Expansion is easily accomplished for two stages by connecting \overline{RCO} of the first stage to \overline{CCKEN} of the second stage. Cascading for larger count chains can be accomplished by connecting \overline{RCO} of each stage to \overline{CCK} of the following stage.

The 74AC11593 is characterized for operation from -40° C to 85°C.

Function Tables

COUNTER CLOCK ENABLE


INP	UTS	OUTPUTS
CCKEN	CCKEN	A/Q _A THRU H/Q _H
L	L	Enable
L	Н	Disable
Н	L	Enable
Н	Н	Enable

OUTPUT ENABLE

INP	UTS	OUTPUTS
OE	OE	A/Q _A THRU H/Q _H
L	L	Input mode
L	Н	Input mode
Н	L	Output mode
Н	Н	Input mode

EPIC is a trademark of Texas Instruments Incorporated.


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	$\dots \dots \pm 225 \text{ mA}$
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vсс	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		V _{CC} = 5.5 V			1.65	
٧ _I	Input voltage		0		VCC	V
Vo	Output voltage		0		VCC	V
		V _{CC} = 3 V			- 4	
ЮН	High-level output current	$V_{CC} = 4.5 V$			- 24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24	mA
		V _{CC} = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		- 40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Т,	Δ = 25°C	;	MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	IVIIIV	MAX	UNIT
		3 V	2.9			2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I _{OH} = -24 mA	4.5 V	3.94			3.8		
	IOH = - 24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85]
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V
		4.5 V			0.36		0.44	
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lį	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C _i	V _I = V _{CC} or GND	5 V		4.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



timing requirements over recommended operating free-air temperature range, V $_{CC}$ = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN MA		UNIT
			MIN	MAX	IVIIIV	MAX	UNIT
fclock	Clock frequency, CCK or RCK			40		40	MHz
		CCK high or low	6		6		
		RCK high or low	6		6		
t _W	Pulse duration	RCK high or low	4.5		4.5		ns
		CCLR low	7.5		7.5		
		CLOAD low	6.1		6.1		
		CCKEN low before CCK↑	5.2		5.2		
		CCKEN high before CCK↑	6.4		6.4		
	Catus time	CCLR high before CCK↑	1.7		1.7		
t _{su}	Setup time	CLOAD high before CCK↑	8.2		8.2		ns
		RCK↑ before CLOAD↑†	11.1		11.1		
		Data A thru H before RCK↑	2.3		2.3		
4.	Hold time	Data A thru H after RCK↑	0.5		0.5		no
th	Hold time	All others	0.2		0.2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A =	T _A = 25°C		T _A = 25°C		T _A = 25°C		T _A = 25°C		T _A = 25°C		T _A = 25°C		T _A = 25°C		MAY	UNIT
			MIN MAX				UNII												
f _{clock}	Clock frequency, CCK or RCK			70		70	MHz												
		CCK high or low	5		5														
		RCK high or low	5		5														
t _W	Pulse duration	RCK high or low	4.5		4.5		ns												
		CCLR low	5		5														
		CLOAD low	4.7		4.7														
		CCKEN low before CCK↑	3.1		3.1														
		CCKEN high before CCK↑	4.3		4.3														
	Catua tima	CCLR high before CCK↑	1.1		1.1														
t _{su}	Setup time	CLOAD high before CCK↑	5.4		5.4		ns												
		RCK↑ before CLOAD↑†	7.8		7.8														
		Data A thru H before RCK↑	2		2														
4.	Hold time	Data A thru H after RCK↑	1.1		1.1														
th	Hold time	All others	0.8		0.8		ns												

[†]This time insures the data saved by RCK↑ will also be loaded into the counter.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAA	ONII
f _{max}			40			40		MHz
^t PLH	CCK	Q	6.8	14.4	19.3	6.8	22.4	ns
^t PHL	CON	Q .	6.4	14.1	18.8	6.4	21.1	115
^t PLH	CLOAD	Q	6.7	17.3	23.6	6.7	27.1	ns
^t PHL	CLOAD	Q	3.9	18.9	29.1	3.9	32.3	10
^t PHL	CCLR	Q	5.4	13	17.6	5.4	19.8	ns
^t PZH	OE	Q	7.3	15.7	20.8	7.3	24.1	20
t _{PZL}	OE		8	17.7	23.2	8	26.7	26.7 ns
^t PZH	ŌĒ	Q	6.9	15.2	20.2	6.9	23.3	20
tPZL	OE .	Q .	7.8	17.3	22.7	7.8	26.1	ns
^t PHZ	OE	Q	6.4	10.3	13.8	6.4	15.2	ns
tPLZ	OL	Q .	6.6	10.8	14.1	6.6	16.1	110
^t PHZ	ŌĒ	Q	5.7	9.6	12.8	5.7	14.1	ns
tPLZ	OE .	Q	5.9	10.2	13.4	5.9	15.2	110
^t PLH	CCK	RCO	5.3	12	16	5.3	18.6	ns
^t PHL	CON	RCO	7.1	15.4	20.3	7.1	23.1	115
t _{PLH}	CLOAD	RCO	5.9	12.4	16.5	5.9	18.8	200
^t PHL	CLOAD	RCO	10.1	19.6	25.5	10.1	29.4	ns
^t PLH	CCLR	RCO	5.6	12.3	16.6	5.6	19.2	ns
t _{PLH}	RCK	RCO	8.6	17.3	22.2	8.6	25.8	20
^t PHL	KUK	KCO	10.3	20.3	26.2	10.3	30.3	ns

74AC11593 8-BIT BINARY COUNTER WITH 3-STATE I/O INPUT REGISTERS

SCAS202 - MARCH 1992 - REVISED APRIL 1993


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	_Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	UNII
f _{max}			70			70		MHz
^t PLH	ССК	Q	4.1	8.7	12.4	4.1	14.3	ns
^t PHL	COR	Q	4.2	8.9	12.6	4.2	14.2	115
^t PLH	CLOAD	Q	3.7	10	15.3	3.7	17.4	ns
^t PHL	CLOAD	Q	3.4	11.4	18.3	3.4	20.6	115
^t PHL	CCLR	Q	3.3	7.9	11.8	3.3	13.4	ns
^t PZH	OE	Q	4.1	9.1	13.2	4.1	15.3	ns
t _{PZL}	OE	Q	4.1	9.4	13.8	4.1	16	115
^t PZH	ŌĒ	Q	3.8	8.7	13	3.8	15	20
^t PZL	OE .	g	3.9	9.1	13.4	3.9	15.4	ns
^t PHZ	OE	Q	4.2	7.6	10.6	4.2	11.6	ns
^t PLZ	OL	Q	5.3	8.8	11.8	5.3	13.1	115
^t PHZ	ŌĒ	Q	4.4	7.3	10.1	4.4	11	ns
t _{PLZ}	OE .	Q Q	5.2	8.5	11.6	5.2	13	115
^t PLH	сск	RCO	3.5	7.6	11.2	3.5	12.8	ns
^t PHL	CCK	RCO	4.1	9.2	13.4	4.1	15.4	115
^t PLH	CLOAD	RCO	3.5	7.8	11.2	3.5	12.8	ns
^t PHL	CLUAD		5.6	11.7	16.6	5.6	19	110
t _{PLH}	CCLR	RCO	3.6	8	11.6	3.6	13.4	ns
^t PLH	RCK	RCO	5	10.3	14.4	5	16.7	
^t PHL	NON	RCO	5.5	11.7	16.6	5.5	19.2	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER		TEST CON	TYP	UNIT		
<u> </u>	Downer discinction conscitones	Outputs enabled	C:	f = 1 MHz	66	F
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$,	f = 1 MHz	15	pF


PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND









NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated