$\textbf{SN74ACT7813} \\ \textbf{64} \times \textbf{18} \textbf{ CLOCKED FIRST-IN, FIRST-OUT MEMORY}$

SCAS199 – JANUARY 1991 – REVISED APRIL 1992

 Member of the Texas Instruments Widebus ™ Family 		L PACK (TOP VI	-
 Free-Running Read and Write Clocks Can Be Asynchronous or Coincident 	RESET [D17 [$\begin{bmatrix} 1\\ 2 \end{bmatrix}$	56] OE1 55] Q17
 Read and Write Operations Synchronized to Independent System Clocks 	D16	2 3 4	54 Q16 53 Q15
 Input-Ready Flag Synchronized to Write Clock 	-	6	52 GND 51 Q14
 Output-Ready Flag Synchronized to Read Clock 	-	8	50 V _{CC} 49 Q13
64 Words by 18 Bits		9 10	48 Q12 47 Q11
 Low-Power Advanced CMOS Technology Half-Full Flag and Programmable 		11 12	46 Q10 45 Q9
Almost-Full/Almost-Empty Flag	GND [13	44 🛛 GND
 Bidirectional Configuration and Width Expansion Without Additional Logic 		14 15	43 Q8 42 Q7
 Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching 		16 17	41 06 40 05
Simultaneously	D3 [18	39 🛛 V _{CC}
 Data Rates From 0 to 67 MHz Pin Compatible With SN74ACT7803 and 	D2 [D1 [19 20	38 Q4 37 Q3
SN74ACT7805		21 22	36 Q2 35 GND
 Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center 	PEN	23	34 🛛 Q1
Spacing	AF/AE [WRTCLK [24 25	33 Q0 32 RDCLK
description		26 27	31 RDEN 30 0E2
The SN74ACT7813 is a 64-word \times 18-bit FIFO	IR [29 OR

The SN74ACT7813 is a 64-word \times 18-bit FIFO suited for buffering asynchronous data paths at 67-MHz clock rates and 12-ns access times. Its

56-pin shrink small-outline package (DL) offers

greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed V_{CC} and GND pins along with TI's patented output edge control (OEC[™]) circuit dampen simultaneous switching noise.

The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7813 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and OEC are trademarks of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

SCAS199 - JANUARY 1991 - REVISED APRIL 1992

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



$\textbf{SN74ACT7813} \\ \textbf{64} \times \textbf{18} \textbf{ CLOCKED FIRST-IN, FIRST-OUT MEMORY}$

SCAS199 - JANUARY 1991 - REVISED APRIL 1992



functional block diagram



SCAS199 – JANUARY 1991 – REVISED APRIL 1992


Terminal Functions

TERMINAL			DECODIDION					
NAME	NO.	I/O	DESCRIPTION					
AF/AE	24	0	Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or $(64 - Y)$ or more words. AF/AE is high after reset.					
D0-D17	21–14, 12–11, 9–2	I	The 18-bit data input port					
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset.					
IR	28	0	Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.					
OE1, OE2	56, 30	I	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled and the data outputs are in the high-impedance state.					
OR	29	0	Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.					
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on $D0-D4$ is latched as an AF/AE offset value when PEN is low and WRTCLK is high.					
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	The 18-bit data output port. After the first valid write to empty memory, the first word is output on $Q0-Q17$ on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on $Q0-Q17$.					
RDCLK	32	I	Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK.					
RDEN	31	I	Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.					
RESET	1	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.					
WRTCLK	25	I	Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when $\overline{\text{WRTEN2}}$ is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.					
WRTEN1, WRTEN2	27, 26	I	Write enables. When WRTEN1 is high, $\overline{\text{WRTEN2}}$ is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK.					



SN74ACT7813 64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199 - JANUARY 1991 - REVISED APRIL 1992




Define the AF/AE Flag Using the Default Value of X = Y = 8

Figure 1. Reset Cycle



SCAS199 – JANUARY 1991 – REVISED APRIL 1992








SN74ACT7813 64 imes 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199 - JANUARY 1991 - REVISED APRIL 1992





SN74ACT7813 64 \times 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199 – JANUARY 1991 – REVISED APRIL 1992

offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 8 are used. The AF/AE flag is high when the FIFO contains X or less words or (64 - Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D4 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 31 can be programmed for either X or Y (see Figure 4). To use the default values of X = Y = 8, PEN must be held high.




Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage, V _I	
Voltage applied to a disabled 3-state output \dots Operating free-air temperature range, T _A	5.5 V
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCAS199 - JANUARY 1991 - REVISED APRIL 1992

			ÝACT78	813-15	´ACT7813-20		′ACT7813-25		5 ′ACT7813-40		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
ЮН	High-level output current	Q outputs, Flags		-8		-8		-8		-8	mA
la.	Low-level output current	Q outputs		16		16		16		16	mA
IOL	Low-level output current	Flags		8		8		8		8	ma
fclock	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		7		8		12		
tw	Pulse duration	RDCLK high or low	6		7		8		12		ns
		PEN low	8		9		9		12		1
		D0-D17 before WRTCLK↑	4		5		5		5		
		WRTEN1, WRTEN2 before WRTCLK1	4		5		5		5		ns
t _{su}	Setup time	OE1, OE2 before RDCLK↑	5		5		6		6		
0u		RDEN before RDCLK1	4		5		5		5		
		Reset: RESET low before first WRTCLK↑ and RDCLK↑†	5		6		6		6		
		PEN before WRTCLK1	5		6		6		6		
		D0–D17 after WRTCLK↑	0		0		0		0		
		WRTEN1, WRTEN2 after WRTCLK1	0		0		0		0		
		OE1, OE2, RDEN after RDCLK↑	0		0		0		0		
th	Hold time	Reset: RESET low after fourth WRTCLK1 and RDCLK11	2		2		2		2		ns
		PEN high after WRTCLK↓	0		0		0		0		
		PEN low after WRTCLK↑	2		2		2		2		
TA	Operating free-air tempera	iture	0	70	0	70	0	70	0	70	°C

[†] To permit the clock pulse to be utilized for reset purposes



SCAS199 - JANUARY 1991 - REVISED APRIL 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	түр†	MAX	UNIT		
Vон		V _{CC} = 4.5 V,	I _{OH} = – 8 mA		2.4			V
Vei	Flags	V _{CC} = 4.5 V,	I _{OL} = 8 mA				0.5	v
VOL	Q outputs	V _{CC} = 4.5 V,	I _{OL} = 16 mA				0.5	v
lj –		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } 0$				±5	μA
loz		V _{CC} = 5.5 V,	VO =VCC or 0				±5	μA
ICC		$V_{I} = V_{CC} - 0.2 V \text{ or } 0$					400	μA
ΔI_{CC}^{\ddagger}		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			1	mA
Ci		$V_{ } = 0,$	f = 1 MHz			4		pF
Co		V _O = 0,	f = 1 MHz			8		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (see Figures 9 and 10)

	FROM	то		CT7813-	15	′ACT7813-20		'ACT7813-25		5 ACT7813-40		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}	WRTCLK or RDCLK		67			50		40		25		MHz
^t pd		AmirO	4	9.5	12	4	13	4	15	4	20	
t _{pd} §	RDCLK↑	Any Q		8.5								ns
^t pd	WRTCLK↑	IR	3		8.5	3	11	3	13	3	15	ns
t _{pd}	RDCLK↑	OR	3		8.5	3	11	3	13	3	15	ns
	WRTCLK↑		7		16.5	7	19	7	21	7	23	
^t pd	RDCLK↑	AF/AE	7		17	7	19	7	21	7	23	ns
^t PLH	WRTCLK↑	HF	7		15	7	17	7	19	7	21	
^t PHL	RDCLK↑	пг	7		15.5	7	18	7	20	7	22	ns
^t PLH	DEOET I	AF/AE	2		9	2	11	2	13	2	15	
^t PHL	RESET low	HF	2		10	2	12	2	14	2	16	ns
t _{en}	OE1, OE2	Any O	2		8.5	2	11	2	11	2	11	-
^t dis	UE1, UE2	Any Q	2		9.5	2	11	2	14	2	14	ns


§ This parameter is measured with a 30-pF load (see Figure 5).

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	S	TYP	UNIT	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 5 M	lHz	53	pF



SCAS199 - JANUARY 1991 - REVISED APRIL 1992



TYPICAL CHARACTERISTICS



SUPPLY CURRENT vs **CLOCK FREQUENCY** 200 T_A = 75°C 180 $C_L = 0 pF$ $V_{CC} = 5.5 V$ 160 $V_{CC} = 5 V$ I CC(f) – Supply Current – mA 140 120 100 V_{CC} = 4.5 V 80 60 40 20 0 10 20 50 70 0 30 40 60 fclock – Clock Frequency – MHz





SCAS199 - JANUARY 1991 - REVISED APRIL 1992

TYPICAL CHARACTERISTICS

calculating power dissipation

With $I_{CC(f)}$ taken from Figure 6, the maximum power dissipation (P_T) based on all data outputs changing states on each read can be calculated using:

 $\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}(\mathsf{f})} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{dc})] + \Sigma(\mathsf{C}_{\mathsf{pd}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{j}}) + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$


where:

ICC	=	power-down I _{CC} maximum
N	=	number of inputs driven by a TTL device
ΔI_{CC}	=	increase in supply current
dc	=	duty cycle of inputs at a TTL high level of 3.4 V
Cpd	=	power dissipation capacitance
C _{pd} CL	=	output capacitive load
f _i	=	data input frequency
f _o	=	data output frequency

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ACT7813 64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199 – JANUARY 1991 – REVISED APRIL 1992














SN74ACT7813 64×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY


SCAS199 - JANUARY 1991 - REVISED APRIL 1992




PARAMETER MEASUREMENT INFORMATION



TOTEM-POLE OUTPUTS





LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		R1, R2	c _L †	S1
t _{en}	^t PZH	500 Ω	50 pF	Open
	^t PZL	500 22	50 pr	Closed
+	^t PHZ	500 Ω	50 pF	Open
^t dis	^t PLZ	500 22	50 pr	Closed
^t pd		500 Ω	50 pF	Open

[†] Includes probe and test-fixture capacitance

Figure	10.	3-State	Outputs	(Any	Q)
--------	-----	---------	---------	------	----



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated